




SYNC MASTER=K70 MLB

SYNC DATE=11/30/2011

PAGE TITLE

System Block Diagram

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

SIZE

D

REVISION

4.2.0


BRANCH

PAGE

2 OF 113

SHEET

2 OF 100



Main BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-4441	PCBA, MLB, DEV, D7	DEVELOPMENT, D7_DEVEL
639-3566	PCBA, MLB, D7, GSA, GOOD	D7_COMMON, CPU: GOOD, GPU: GSA, GS, FBA, SSD: N, EEEE: DF98
639-3668	PCBA, MLB, D7, GSB, GOOD	D7_COMMON, CPU: GOOD, GPU: GSB, GS, FBB, SSD: N, EEEE: F117
639-3567	PCBA, MLB, D7, GTX, BETTER	D7_COMMON, CPU: BETTER, GPU: 107GTX, FBA, FBB, SSD: Y, EEEE: DT42
639-3665	PCBA, MLB, D7, GTX, CTO	D7_COMMON, CPU: CTO, GPU: 107GTX, FBA, FBB, SSD: Y, EEEE: F116

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7122	1	MLB LABEL, 48.0X4.8	EEEE_DF98	CRITICAL	EEEE:DF98
825-7122	1	MLB LABEL, 48.0X4.8	EEEE_DT42	CRITICAL	EEEE:DT42
825-7122	1	MLB LABEL, 48.0X4.8	EEEE_F116	CRITICAL	EEEE:F116
825-7122	1	MLB LABEL, 48.0X4.8	EEEE_F117	CRITICAL	EEEE:F117

BOM Groups

BOM_GROUP	BOM_OPTIONS
D7_COMMON	COMMON,ALTERNATE,D7_COMMON1,D7_COMMON2,D7_PROGPARTS
D7_COMMON1	XDP,RSRST:SMC,SPEAKERID,TBTHV:P12V
D7_COMMON2	SNS_CPUCORE:3PHASE,CPUCOREDRV:ISL6612,IG:N,GPU_ROM:YES,SNS_GPUS0:K70,SNS_VDDQS3_DDR:Y
D7_PROGPARTS	SMC:PROT01,B00TROM:PROG,T29ROM:PROG,CIVROM:PROG,CAMROM:PROG
D7_DEVEL	XDP_CONN,LPCPLUS,VREFMRGN:EXT,BKLT_PWM,DEVEL_SENSORS,DEVEL_AUDIO
DEVEL_SENSORS	SNS_VDDQS0_GPU:Y,SNS_VDDQS3:Y,TEMPSNSDEV
D7_PRODUCTION	SNS_VDDQS0_GPU:N,SNS_VDDQS3:N,VREFMRGN:N

Add 'K70_PRODUCTION' at RevA release

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4240	1	IVB, QC13, QS, E0, 2. 8G, 65W, 4+1, 1. 10, 6M, LGA	CPU	CRITICAL	CPU:GOOD
337S4258	1	IVB, QC48, QS, E1, 2. 9G, 65W, 4+2, 1. 10, 6M, LGA	CPU	CRITICAL	CPU:BETTER
337S4246	1	IVB, SR0PN, PRQ, E1, 3. 16, 65W, 4+2, 1. 15, 8M, LGA	CPU	CRITICAL	CPU:CTO

Module Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4234	1	IC, PCH, PPT-DT, Z77, QS, C1	U1800	CRITICAL	
338S1047	1	IC, TRT, CR-4C, ES1, 288 FCBGA, 12X12MM	U3600	CRITICAL	
337S4221	1	IC, GPU, NV, GK107-GS-2/1-QS-A	U8000	CRITICAL	GPU: GSA
337S4220	1	IC, GPU, NV, GK107-GS-2/1-QS-A	U8000	CRITICAL	GPU: GSB
337S4239	1	IC, GPU, NV, GK107-6TX-QS-A2	U8000	CRITICAL	GPU: 107GTX
343S0592	1	IC, BCM57766, CIV+, A0, 8X8	U3900	CRITICAL	
607-9432	1	K70, GDDR5, SAMSUNG	VRAM	CRITICAL	GPU: 107GTX

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S3493	1	IC, CR, V24 . 2, D7/D7I	U3690	CRITICAL	T29ROM:PROG
335S0865	1	IC, EEPROM, SERIAL, 256KB, MLP8	U3690	CRITICAL	T29ROM:BLANK
335S0897	1	IC, 64 MBIT SPI SERIAL FLASH	U5110	CRITICAL	BOOTROM:BLANK
341S3480	1	IC, PROGRAMD, EFI ROM, K70	U5110	CRITICAL	BOOTROM:PROG
335S0862	1	IC, SERIAL FLASH, 2MBIT, 2.7V, REV F	U3990	CRITICAL	CIVROM:BLANK
341S3487	1	IC, ENET 1MBITFLASH, CIV, PVT, 340	U3990	CRITICAL	CIVROM:PROG
338S1098	1	IC, SMC12-A3, BLANK, D7	U4900	CRITICAL	SMC:BLANK
341S3484	1	IC, SMC, PROGRAMD, PROTO1, D7	U4900	CRITICAL	SMC:PROTO1
341S3388	1	IC, SMC, PROGRAMD, EVT, D7	U4900	CRITICAL	SMC:EVT
341S3389	1	IC, SMC, PROGRAMD, DVT, D7	U4900	CRITICAL	SMC:DVT
341S3396	1	IC, SMC, PROGRAMD, PVT, D7	U4900	CRITICAL	SMC:PVT
341S3409	1	IC, SMC, PROGRAMD, PROD, D7	U4900	CRITICAL	SMC:PROD
341S3453	1	IC, CAMERA FLASH, K70/K72	U4202	CRITICAL	CAMROM:PROG
335S0852	1	IC, FLASH, SPI, 1MBIT, 3V3	U4202	CRITICAL	CAMROM:BLANK

Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0107	377S0126		ALL	USB diodes
157S0055	157S0058		ALL	Enet magnetics
376S1081	376S0975		ALL	P/NCh dual FET
341S3486	341S3487		ALL	P/NCh dual FET

CPU Socket

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0073	1	SOCKET, MOLEX, LGA1155, CPU	LF U1000	CRITICAL	

CPU Socket Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
511S0071	511S0073		ALL	TYCO SOCKET
511S0072	511S0073		ALL	FOXCONN SOCKET

VRAM BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
607-9432	K70, GDDR5, SAMSUNG	FB: BOTH_SAMSUNG
607-9435	K70, GDDR5, HYNIX	FB: BOTH_HYNIX
607-9433	K70, GDDR5, SAMSUNG_CH1	FB: CH1_SAMSUNG
607-9436	K70, GDDR5, HYNIX_CH1	FB: CH1_HYNIX
607-9434	K70, GDDR5, SAMSUNG_CH2	FB: CH2_SAMSUNG
607-9437	K70, GDDR5, HYNIX_CH2	FB: CH2_HYNIX

VRAM Module Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333S0619	4	IC, SGRAM, GDDR5, 32MX32, 1.5GHZ, G-DIE, HF	U8400, U8450, U8500, U8550	CRITICAL	FB: BOTH_SAMSUNG
333S0620	4	IC, GDDR5, 32MX32, 1.5GHZ, VEGA 44M, G-DIE	U8400, U8450, U8500, U8550	CRITICAL	FB: BOTH_HYNIX
333S0631	2	IC, SGRAM, GDDR5, 64MX32, 4.2GBPS, D-DIE, HF	U8400, U8450	CRITICAL	FB: CH1_SAMSUNG
333S0630	2	IC, GDDR5, 2GB, M-DIE, 170B FBGA	U8400, U8450	CRITICAL	FB: CH1_HYNIX
333S0631	2	IC, SGRAM, GDDR5, 64MX32, 4.2GBPS, D-DIE, HF	U8500, U8550	CRITICAL	FB: CH2_SAMSUNG
333S0630	2	IC, GDDR5, 2GB, M-DIE, 170B FBGA	U8500, U8550	CRITICAL	FB: CH2_HYNIX

VRAM Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
607-9435	607-9432		VRAM	GDDR5_B0TH
607-9436	607-9433	GPU:GSA	VRAM	GDDR5_CH1
607-9437	607-9434	GPU:GSB	VRAM	GDDR5_CH2


GPU Module Parts


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
607-9433	1	K70, GDORS, SAMSUNG_CH1	VRAM	CRITICAL	GPU: GSA
607-9434	1	K70, GDORS, SAMSUNG_CH2	VRAM	CRITICAL	GPU: GSB


Programmable Parts (unused)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0724	1	IC,1 MBIT SERIAL FLASH	U8701	CRITICAL	GPUROM:BLANK


SYNCH MASTER=D7 NICK		SYNCH DATE=12/13/2011	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	051-9509
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.2.0
		BRANCH	
		PAGE	4 OF 113
		SHEET	4 OF 100







SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE			
Holes/PD parts			
 Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 113
		SHEET	7 OF 100



Whistler aliases

SYNC_MASTER=K70_MLB

SYNC_DATE=11/30/2011

PAGE_TITLE

Signal Aliases

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

SIZE

D

REVISION

4.2.0


BRANCH

PAGE


9 OF 113

SHEET

9 OF 100



SHORT B4 & C4 TOGETHER, ROUTE AS A SINGLE 4 MIL TRACE TO R1010.1
ROUTE B5 TO R1010.1 AS A SEPERATE 10 MIL TRACE.



TP CPU RSVD<1>	C38	RSVD_C38
TP CPU RSVD<2>	C39	RSVD_C39
TP CPU RSVD<3>	D38	RSVD_D38
TP CPU RSVD<4>	H7	RSVD_H7
TP CPU RSVD<5>	H8	RSVD_H8
TP CPU RSVD<6>	J9	RSVD_J9
TP CPU RSVD<7>	J31	RSVD_J31
TP CPU RSVD<8>	J33	RSVD_J33
TP CPU RSVD<9>	J34	RSVD_J34
TP CPU RSVD<10>	K9	RSVD_K9
TP CPU RSVD<11>	K31	RSVD_K31
TP CPU RSVD<12>	K34	RSVD_K34
TP CPU RSVD<13>	L9	RSVD_L9
TP CPU RSVD<14>	L31	RSVD_L31
TP CPU RSVD<15>	L33	RSVD_L33
TP CPU RSVD<16>	L34	RSVD_L34
NC SNS CPU THERMDN	M34	RSVD_M34 ThermDC
NC SNS CPU THERMDP	N33	RSVD_N33 ThermDA
TP CPU RSVD<19>	N34	RSVD_N34

CPU_CFG<0>	H36	CFG_0
CPU_CFG<1>	J36	CFG_1
CPU_CFG<2>	J37	CFG_2
CPU_CFG<3>	K36	CFG_3
CPU_CFG<4>	L36	CFG_4
CPU_CFG<5>	N35	CFG_5
CPU_CFG<6>	L37	CFG_6
CPU_CFG<7>	M36	CFG_7
CPU_CFG<8>	J38	CFG_8
CPU_CFG<9>	L35	CFG_9
CPU_CFG<10>	M38	CFG_10
CPU_CFG<11>	N36	CFG_11
CPU_CFG<12>	N38	CFG_12
CPU_CFG<13>	N39	CFG_13
CPU_CFG<14>	N37	CFG_14
CPU_CFG<15>	N40	CFG_15
CPU_CFG<16>	G37	CFG_16
CPU_CFG<17>	G38	CFG_17

CFG[1:0] Reserved config lane
CFG[2] PCIe Static x16 lane reversal; Refer to page 15 for more info
CFG[3] PCIe Static x4 lane reversal; Refer to page 15 for more info
CFG[4] Reserved config lane
CFG[6:5] PCIe bifurcation; Refer to page 15 for more info
CFG[17:7] Reserved config lanes


OMIT TABLE
U1000
IVY-BRIDGE
BGA-SKT-K70
SYM 5 OF 10


RESERVED


RSVD_P35	P35	TP CPU RSVD<20>
RSVD_P37	P37	TP CPU RSVD<21>
RSVD_P39	P39	TP CPU RSVD<22>
RSVD_R34	R34	TP CPU RSVD<23>
RSVD_R36	R36	TP CPU RSVD<24>
RSVD_R38	R38	TP CPU RSVD<25>
RSVD_R40	R40	TP CPU RSVD<26>
RSVD_AB6	AB6	TP CPU RSVD<27>
RSVD_AB7	AB7	TP CPU RSVD<28>
RSVD_AD34	AD34	TP CPU RSVD<29>
RSVD_AD35	AD35	TP CPU RSVD<30>
RSVD_AD37	AD37	TP CPU RSVD<31>
RSVD_AE6	AE6	TP CPU RSVD<32>
RSVD_AF4	AF4	TP CPU RSVD<33>
RSVD_AG4	AG4	TP CPU RSVD<34>
RSVD_AJ11	AJ11	TP CPU RSVD<35>
RSVD_AJ29	AJ29	TP CPU RSVD<36>
RSVD_AJ30	AJ30	TP CPU RSVD<37>
RSVD_AJ31	AJ31	TP CPU RSVD<38>
RSVD_AN20	AN20	TP CPU RSVD<39>
RSVD_AP20	AP20	TP CPU RSVD<40>
RSVD_AT11	AT11	TP CPU RSVD<41>
RSVD_AT14	AT14	TP CPU RSVD<42>
RSVD_AU10	AU10	TP CPU RSVD<43>
RSVD_AV34	AV34	TP CPU RSVD<44>
RSVD_AW34	AW34	TP CPU RSVD<45>
RSVD_AY10	AY10	TP CPU RSVD<46>
RSVD_NCTF_AV1	AV1	TP CPU RSVD NCTF<1>
RSVD_NCTF_AW2	AW2	TP CPU RSVD NCTF<2>
RSVD_NCTF_AY3	AY3	TP CPU RSVD NCTF<3>
RSVD_NCTF_B39	B39	TP CPU RSVD NCTF<4>
NCTF_A38	A38	TP CPU NCTF<1>
NCTF_C2	C2	TP CPU NCTF<2>
NCTF_D1	D1	TP CPU NCTF<3>
NCTF_AU40	AU40	TP CPU NCTF<4>
NCTF_AW38	AW38	TP CPU NCTF<5>


INTEL SUGGESTS TO KEEP THESE TPS

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE CPU DMI/PEG/FDI/RSVD			
		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	10 OF 113
		SHEET	10 OF 100









SYNC MASTER=K70 MLB

SYNC DATE=11/30/2011

PAGE TITLE

CPU GROUNDS

 Apple Inc.

DRAWING NUMBER

051-9509

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

4.2.0


BRANCH

PAGE

14 OF 113

SHEET

14 OF 100




IVB PCIe Straps configuration:
CFG[5:6] = Sel PCIe Cfg CFG[3]=Direct/Rev for X4 CFG[2]= Direct/Rev for x16
 11 = 1x16 (default) 1 = DIR 1 = DIR
 10 = 2x8 0 = REV 0 = REV
 00 = 1x8,2x4

DP_AUXIO_EN Inversion
Inverts PCH GPIO DP_AUXCH_ISOL to drive DP_AUXIO_EN for external DP

UNUSED clock terminations for FCIM MODE

18 PCH CLKIN_GND1	10K	1/16W MF-LF 402	R1551
18 PCH CLKIN_GND0	10K	1/16W MF-LF 402	R1550
18 PCH CLK14P3M_REFCLK	10K	1/16W MF-LF 402	R1549
18 PCH CLK100M_DMIN	10K	1/16W MF-LF 402	R1548
18 PCH CLK100M_DMIP	10K	1/16W MF-LF 402	R1547
18 PCH CLK100M_SATAN	10K	1/16W MF-LF 402	R1546
18 PCH CLK100M_SATAP	10K	1/16W MF-LF 402	R1545
18 PCH CLK96M_DOTN	10K	1/16W MF-LF 402	R1544
18 PCH CLK96M_DOTP	10K	1/16W MF-LF 402	R1543

SYNC MASTER=D7 TONY		SYNC DATE=01/11/2012	
PAGE TITLE			
STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU			
 Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	15 OF 113
		SHEET	15 OF 100




CPU Vcore DECOUPLING

14x 22uF,0805 INTEL RECOMMENDATION 18X 22uF 0805 (14 Inside cavity and 4 North of processor)

PLACEMENT_NOTE (C1600-C1613):

Place inside socket cavity




BULK CAPS ON CPU VREG PAGE 72

CPU Vccio DECOUPLING

8X 22uF 0805, 6X 10uF 0805 INTEL RECOMMENDATION 9X22uF 0805,16X 0805 placeholders


PLACEMENT_NOTE (C1650-C1657):

Place under socket cavity on secondary side.




PLACEMENT_NOTE (C1660-C1665):


Place at edge of socket.



BULK CAPS ON CPU VREG PAGE 74




Memory (CPU VCCDDR) DECOUPLING



PLL (CPU VCCSFR) DECOUPLING


2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 1x 10uF 0805



BULK CAPS ON VTT REG PAGE 77


10x 10uF and 10x 1uF CAPACITORS

Place inside socket cavity



CPU Vccsa DECOUPLING

2x 10uF 0603. INTEL RECOMMENDATION 2X 10uF 0805



Bulk decoupling is on VCCSA reg page 75


SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE		CPU NON-GFX DECOUPLING	
		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	16 OF 113
		SHEET	16 OF 100

VAXG DECOUPLING

INTEL RECOMMENDATION 4X22UF 0805,3X 4.7UF

PLACEMENT_NOTE (C1704-C1709):

Place inside socket cavity



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1070	2	IND, WW, 10UH, 20%.120MA, 0.360HMS	L1730, L1740	CRITICAL	IG:Y
113S0022	2	RES, MF, 1/10W, 00HM, 5, 0603, SMD, LF	L1730, L1740		IG:N

SYNC MASTER=K70 MLB

SYNC DATE=11/30/2011

PAGE TITLE

GFX DECOUPLING & PCH PWR ALIAS

 Apple Inc.

DRAWING NUMBER
051-9509

SIZE
D


REVISION
4.2.0


BRANCH


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE
17 OF 113


SHEET
17 OF 100
















SYNC MASTER=K70 MLB


SYNC DATE=11/30/2011

PAGE TITLE		PCH GROUNDS	
 Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 113
		SHEET	23 OF 100




Power Sequencing










1V8 S0 Rails







3V3 S5 Rails




1V05 S0 Rails



3V3 S0 Rails



SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE		PCH DECOUPLING	
 Apple Inc.		DRAWING NUMBER	051-9509
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.2.0
		BRANCH	
		PAGE	24 OF 113
		SHEET	24 OF 100



PCH/XDP Signal Isolation Notes:


- USB OC#'s not isolated, avoid USB port overcurrent events while using PCH XDP.
- Unused GPIOs 0 & 15 not isolated.
- MXM_GOOD not isolated as only LED is affected.
- For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.

If PCH XDP not implemented, all of R2524-R2537 can be replaced with aliases. Otherwise these R's must be stuffed even in production so that PCH pins connect to appropriate non-XDP signals on PCB.


R2524-R2537 should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

PAGE TITLE		
CPU and PCH XDP		
Apple Inc.		DRAWING NUMBER
		051-9509
REVISION		4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		25 OF 113
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		25 OF 100
IV ALL RIGHTS RESERVED		


System 25MHz Clock Generator




PCH 25MHZ CLOCK




RTC Power Sources




PCH RTC Crystal




Clock series termination




Platform Reset Connections




GPIO Isolation to prevent glitches on critical core well GPIOs



Reset Button



PAGE TITLE		SYNC DATE=11/30/2011	
CHIPSET SUPPORT		DRAWING NUMBER	SIZE
Apple Inc.		051-9509	D
REVISION		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		26 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		26 OF 100	
IV ALL RIGHTS RESERVED			





The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

MEMVTT_EN = PM_PG00D_FET_VDDQ_S0 * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	1	CPU_MEM_RESET_L	1
1	1	0	1	1	1	1
2	0	0	1	1	1	0
3	0	0	0	X	1	0
4	0	0	1	X	1	0
5	0	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	1	CPU_MEM_RESET_L	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must de-assert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.


SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE		CPU Memory S3 Support	
DRAWING NUMBER		051-9509	SIZE D
REVISION		4.2.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		PAGE 28 OF 113	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET 28 OF 100	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		SYNC DATE=11/30/2011	
DDR3 S0-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		29 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 100	
IV ALL RIGHTS RESERVED			

8		7		6		5		4		3		2		1	
D	88	12	MEM A DQS N<0>	==	=MEM A DQS N<0>	29	88	12	MEM B DQS N<0>	==	=MEM B DQS N<0>	30	D		
	88	12	MEM A DQS P<0>	==	=MEM A DQS P<0>	29	88	12	MEM B DQS P<0>	==	=MEM B DQS P<0>	30			
	88	12	MEM A DQ<7>	==	=MEM A DQ<7>	29	88	12	MEM B DQ<7>	==	=MEM B DQ<7>	30			
	88	12	MEM A DQ<6>	==	=MEM A DQ<6>	29	88	12	MEM B DQ<6>	==	=MEM B DQ<6>	30			
	88	12	MEM A DQ<5>	==	=MEM A DQ<5>	29	88	12	MEM B DQ<5>	==	=MEM B DQ<5>	30			
	88	12	MEM A DQ<4>	==	=MEM A DQ<4>	29	88	12	MEM B DQ<4>	==	=MEM B DQ<4>	30			
	88	12	MEM A DQ<3>	==	=MEM A DQ<3>	29	88	12	MEM B DQ<3>	==	=MEM B DQ<3>	30			
	88	12	MEM A DQ<2>	==	=MEM A DQ<2>	29	88	12	MEM B DQ<2>	==	=MEM B DQ<2>	30			
	88	12	MEM A DQ<1>	==	=MEM A DQ<1>	29	88	12	MEM B DQ<1>	==	=MEM B DQ<1>	30			
	88	12	MEM A DQ<0>	==	=MEM A DQ<0>	29	88	12	MEM B DQ<0>	==	=MEM B DQ<0>	30			
C	88	12	MEM A DQS N<1>	==	=MEM A DQS N<1>	29	88	12	MEM B DQS N<1>	==	=MEM B DQS N<1>	30	C		
	88	12	MEM A DQS P<1>	==	=MEM A DQS P<1>	29	88	12	MEM B DQS P<1>	==	=MEM B DQS P<1>	30			
	88	12	MEM A DQ<15>	==	=MEM A DQ<15>	29	88	12	MEM B DQ<15>	==	=MEM B DQ<15>	30			
	88	12	MEM A DQ<14>	==	=MEM A DQ<14>	29	88	12	MEM B DQ<14>	==	=MEM B DQ<14>	30			
	88	12	MEM A DQ<13>	==	=MEM A DQ<13>	29	88	12	MEM B DQ<13>	==	=MEM B DQ<13>	30			
	88	12	MEM A DQ<12>	==	=MEM A DQ<12>	29	88	12	MEM B DQ<12>	==	=MEM B DQ<12>	30			
	88	12	MEM A DQ<11>	==	=MEM A DQ<11>	29	88	12	MEM B DQ<11>	==	=MEM B DQ<11>	30			
	88	12	MEM A DQ<10>	==	=MEM A DQ<10>	29	88	12	MEM B DQ<10>	==	=MEM B DQ<10>	30			
	88	12	MEM A DQ<9>	==	=MEM A DQ<9>	29	88	12	MEM B DQ<9>	==	=MEM B DQ<9>	30			
	88	12	MEM A DQ<8>	==	=MEM A DQ<8>	29	88	12	MEM B DQ<8>	==	=MEM B DQ<8>	30			
B	88	12	MEM A DQS N<2>	==	=MEM A DQS N<2>	29	88	12	MEM B DQS N<2>	==	=MEM B DQS N<2>	30	B		
	88	12	MEM A DQS P<2>	==	=MEM A DQS P<2>	29	88	12	MEM B DQS P<2>	==	=MEM B DQS P<2>	30			
	88	12	MEM A DQ<23>	==	=MEM A DQ<23>	29	88	12	MEM B DQ<23>	==	=MEM B DQ<23>	30			
	88	12	MEM A DQ<22>	==	=MEM A DQ<22>	29	88	12	MEM B DQ<22>	==	=MEM B DQ<22>	30			
	88	12	MEM A DQ<21>	==	=MEM A DQ<21>	29	88	12	MEM B DQ<21>	==	=MEM B DQ<21>	30			
	88	12	MEM A DQ<20>	==	=MEM A DQ<20>	29	88	12	MEM B DQ<20>	==	=MEM B DQ<20>	30			
	88	12	MEM A DQ<19>	==	=MEM A DQ<19>	29	88	12	MEM B DQ<19>	==	=MEM B DQ<19>	30			
	88	12	MEM A DQ<18>	==	=MEM A DQ<18>	29	88	12	MEM B DQ<18>	==	=MEM B DQ<18>	30			
	88	12	MEM A DQ<17>	==	=MEM A DQ<17>	29	88	12	MEM B DQ<17>	==	=MEM B DQ<17>	30			
	88	12	MEM A DQ<16>	==	=MEM A DQ<16>	29	88	12	MEM B DQ<16>	==	=MEM B DQ<16>	30			
A	88	12	MEM A DQS N<3>	==	=MEM A DQS N<3>	29	88	12	MEM B DQS N<3>	==	=MEM B DQS N<3>	30	A		
	88	12	MEM A DQS P<3>	==	=MEM A DQS P<3>	29	88	12	MEM B DQS P<3>	==	=MEM B DQS P<3>	30			
	88	12	MEM A DQ<31>	==	=MEM A DQ<31>	29	88	12	MEM B DQ<31>	==	=MEM B DQ<31>	30			
	88	12	MEM A DQ<30>	==	=MEM A DQ<30>	29	88	12	MEM B DQ<30>	==	=MEM B DQ<30>	30			
	88	12	MEM A DQ<29>	==	=MEM A DQ<29>	29	88	12	MEM B DQ<29>	==	=MEM B DQ<29>	30			
	88	12	MEM A DQ<28>	==	=MEM A DQ<28>	29	88	12	MEM B DQ<28>	==	=MEM B DQ<28>	30			
	88	12	MEM A DQ<27>	==	=MEM A DQ<27>	29	88	12	MEM B DQ<27>	==	=MEM B DQ<27>	30			
	88	12	MEM A DQ<26>	==	=MEM A DQ<26>	29	88	12	MEM B DQ<26>	==	=MEM B DQ<26>	30			
	88	12	MEM A DQ<25>	==	=MEM A DQ<25>	29	88	12	MEM B DQ<25>	==	=MEM B DQ<25>	30			
	88	12	MEM A DQ<24>	==	=MEM A DQ<24>	29	88	12	MEM B DQ<24>	==	=MEM B DQ<24>	30			


SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE			
DDR3 ALIASES AND BITSWAPS			
 Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		33 OF 113	
SHEET		31 OF 100	



AIRPORT BLUETOOTH

Supervisor & CLKFREQ # Isolation
Delay = 60 ms +/- 20%

SYNC MASTER=D7 NICK		SYNC DATE=12/13/2011	
PAGE TITLE		AIRPORT/BT	
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	35 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	33 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Page Notes

Power aliases required by this page:

- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP15V_TBT_REG (15V Boost Output)
- =PP3V3_TBT_P3V3TBTFTET (3.3V FET Input)
- =PP3V3_TBT_FET (3.3V FET Output)
- =PP3V3_S0_TBTTPWRCTL
- =PP1V05_TBT_P1V05TBTFTET (1.05V FET Input)
- =PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:

- =TBT_CLKREQ_L
- =TBT_RESET_L


BOM options provided by this page:

TBTBST:Y - Stuffs 15V boost circuitry.

Supervisor & CLKREQ# Isolation




3.3V TBT "LC" Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max


1.05V TBT "LC" Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 1.0V	20.3 mOhm Typ 28.6 mOhm Max

TBT "POC" Power-up Reset

Intel investigating whether RC is sufficient.




1.05V TBT "CIO" Switch



Part	TPS22920
Type	Load Switch
R(on) @ 1.05V	8 mOhm Typ 11.5 mOhm Max

SYNC MASTER=D7 DOUG		SYNC DATE=01/11/2012	
PAGE TITLE		Thunderbolt Power Support	
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	38 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
Special Star routing needed on these pins. Decoupling on Pg 37.


WAKE#
Must isolate from PCIe WAKE# if PHY is powered-down in S3/S5. Standard N-channel FET isolation suggested. If PHY is always powered then alias =ENET_WAKE_L to PCIe_WAKE_L.

PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Avoids need for EFI to program at startup. (Required ROM size 1 Mbit)

ENET_CR Signals
BCM requests SD CR[0:7], CMD, CLK termination.
ENET_SR_DISABLE
If ENET switching regulator is used, this pin can float (alias to TP_). If not used, must be pulled to 3.3V ENET via 1K resistor (not provided on this page).

SYNC MASTER=D7 NICK		SYNC DATE=01/12/2012	
PAGE TITLE			
ETHERNET PHY (CAESAR IV)			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		39 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		37 OF 100	
IV ALL RIGHTS RESERVED			



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
376S1092	1	MOSFET, COMP N-/P-CH, 20V, 3.8/2.6A	Q4030	CRITICAL	

SYNC MASTER=D7 NICK

SYNC DATE=01/12/2012

Ethernet Support & Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

REVISION


4.2.0

PAGE


40 OF 113

SHEET


38 OF 100




USB CAMERA CONTROLLER




PP1V2_S0_CAMERA Vreg




SERIAL FLASH



Camera/ALS/DMIC connector



CRYSTAL



Camera Controller



Apple Inc.

DRAWING NUMBER 051-9509

SIZE D

REVISION 4.2.0

BRANCH

PAGE 42 OF 113

SHEET 40 OF 100

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D



B



D

c





Δ


Δ



Δ







SMC Supervisor and AVREF Supply

ADC Channel Aliases

Unused ADC Channels

SMC SPI Support

SMC 32KHz Clock

SMC Crystal

SMC Controlled RTC Reset

Project-specific Aliases

Unused Project-specific

Enable TBT S4 Wake Sources

PECI Support

Comparator Reference

AC/DC Burst Mode Enable

PROCHOT Support

Platform Thermal Control

Arch Pull Up/Down

Serial/JTAG Interface Pull-ups

SYNC MASTER=D7 DOUG

SYNC DATE=01/11/2012

SMC Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

REVISION

4.2.0

PAGE

50 OF 113

SHEET

45 OF 100

D

C

B

A

D

C

B

A

D

C

B

A


D

C


B

A


SPI BootROM




LPC+SPI Connector




SPI Series Termination




SYNC MASTER=D7_NICK		SYNC DATE=12/13/2011	
PAGE TITLE		SPI and Debug Connector	
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	51 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	46 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







12V G3H AC/DC lowside sense (System total)



12V S0 GPU highside sense for GPU Core Regulator




HDD S0 Highside sense for HDD




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S3597	1	INA216A4 200V/V Current Sense	U5320	

12V S0 GPU highside sense for GPU Frame Buffer 1.5V and 1.05V Regulators(Uncore)




CPU Core voltage sense and IMON amp (VC0C, IC0C)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0312	1	RES,MTL FILM,1/16W,9.31K,0402	R5364	SNS_CPUCORE:3PHASE
114S0345	1	RES,MTL FILM,1/16W,21K,0402	R5364	SNS_CPUCORE:4PHASE

CPU AXG voltage sense and IMON amp (VC0G, IC0G)



SYNC MASTER=D7 DOUG		SYNC DATE=01/06/2012	
PAGE TITLE		I and V Sense(Production)	
Apple Inc.		DRAWING NUMBER	051-9509
NOTICE OF PROPRIETARY PROPERTY:		REVISION	4.2.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	53 OF 113
II NOT TO REPRODUCE OR COPY IT		SHEET	48 OF 100
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D



C

1

B

A

D

C

B

A

D


C

B

A


SMC Fan 0 (System)


Note:
The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q5610 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q5610 is at common and the SMC sinks current when Q5610 is on.
This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.
Otherwise, this is simply a pass-FET.



SMC Fan 1 (Unused)







PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
127S0135	127S0120		C6261	THAILAND ALTERNATE
127S0135	127S0120		C6263	THAILAND ALTERNATE
127S0135	127S0120		C6271	THAILAND ALTERNATE
127S0135	127S0120		C6273	THAILAND ALTERNATE

SYNC MASTER=D7 BREECE

SYNC DATE=01/03/2012

AUDIO: HEADPHONE AMP

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

REVISION

4.2.0


BRANCH

PAGE


62 OF 113

SHEET

53 OF 100



SYNC MASTER=D7 BREECE		SYNC DATE=01/03/2012	
PAGE TITLE		AUDIO: LEFT SPKR AMP	
Apple Inc.		DRAWING NUMBER	051-9509
NOTICE OF PROPRIETARY PROPERTY:		REVISION	4.2.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	63 OF 113
II NOT TO REPRODUCE OR COPY IT		SHEET	54 OF 100
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

	SPEAKER	CABLE	CONNECTORS
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			
31			
32			
33			
34			
35			
36			
37			
38			
39			
40			
41			
42			
43			
44			
45			
46			
47			
48			
49			
50			
51			
52			
53			
54			
55			
56			
57			
58			
59			
60			
61			
62			
63			
64			
65			
66			
67			
68			
69			
70			
71			
72			
73			
74			
75			
76			
77			
78			
79			
80			
81			
82			
83			
84			
85			
86			
87			
88			
89			
90			
91			
92			
93			
94			
95			
96			
97			
98			
99			
100			

APPLE P/N 998-4119




A


A

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


IPHS HS Detect Debounce CKT



LI Insert Detect (DETECT A)



TBT/DP Audio Enable



SYNC MASTER=D7 BREECE

SYNC DATE=01/03/2012

AUDIO: Detects/Grounding

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

REVISION

4.2.0

PAGE

67 OF 113

SHEET

58 OF 100




D



B



Note:
Halt power sequencing at S5
if there is no processor.
Remove Q6900 to circumvent
or short gate to source.




78 79




SYNC MASTER=D7 NICK		SYNC DATE=12/13/2011	
PAGE TITLE			
PM Regulator Enables			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9509		D
	REVISION		
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I/II NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I/II ALL RIGHTS RESERVED			
		PAGE	69 OF 113
		SHEET	60 OF 100

Platform and UnCore Power Good Derive SMC ALL_SYS_PWRGD

Note: GPU power goods are implicitly included because the power goods for VDDQ, DPVDDC, and GPU Core are wired-or together



PCH Power Goods




Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8


Note:
The iMac K70K72 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:
Power on:
Asserted at least 10 ms after all suspend well power is valid
Power off or loss of AC:
Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
to allow PCH to switch suspend well to battery without excessive loading

Primary method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation.
SMC de-asserts RSMRST# (PM_DSW_PWRGD) when S5_PWRGD input is asserted and SMC_S5_PWRGD_VIN input is above comparator input level of 1.5 V.
SMC asserts RSMRST# (PM_DSW_PWRGD) when SMC_S5_PWRGD_VIN input drops from 1.8 V to 1.5 V (as implemented) when 12 V S5 rail drops to 10 V.



Secondary method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.
RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.




SYNC MASTER=D7 NICK		SYNC DATE=12/13/2011	
PAGE TITLE		PM Power Good	
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	70 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


CPU Core S0 Regulator

Max avg current: ? A (design)/ 41.05 A (budget)
Max peak current: ? A (design)/75.05 A (budget)
OC trip point: ? A (nom)/? A (min)
Switching freq: 290 kHz


Core compensation and feedback



Core voltage sense input




AXG voltage sense input




CPU AXG S0 Regulator

Max avg current: ? A (design)/ 10 A (budget)
Max peak current: ? A (design)/ 30 A (budget)
OC trip point: ? A (nom)/? A (min)
Switching freq: 290 kHz


AXG compensation and feedback




Core IMON output




Core temp measurement




AXG IMON output




AXG temp measurement





Pull-ups 1




Pull-ups 2




U7100
ISL6364
QFN






Straps 1




Power goods



Pull-ups 2




Straps 2



VRHot to Prochot



SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
PAGE TITLE		VReg CPU Core/AXG Cntl	
Apple Inc.		DRAWING NUMBER	051-9509
NOTICE OF PROPRIETARY PROPERTY:		REVISION	4.2.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	71 OF 113
II NOT TO REPRODUCE OR COPY IT		SHEET	62 OF 100
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1733	2	IC, ISL6612, FET DRV, DFN10, LF	U7230, U7250	CRITICAL	CPUCOREDRV: ISL6612

SYNC MASTER=D7 NICK

SYNC DATE=01/04/2012

VReg CPU Core Phases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

SIZE

D

REVISION

4.2.0


BRANCH

PAGE

72 OF 113

SHEET

63 OF 100



SYNC MASTER=D7 NICK

SYNC DATE=01/04/2012

VReg CPU AXG Phases

Apple Inc.

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

SIZE

D

REVISION

4.2.0

BRANCH

PAGE


73 OF 113

SHEET

64 OF 100

CPU VccIO/PCH (1.05V) S0 Regulator


Max avg current: ? A (design)/ 14.38 A (budget)
Max peak current: ? A (design)/ 18.38 A (budget)
OC trip point: ? A (min)/? A (max)
Switching freq: 500 kHz



SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
PAGE TITLE			
VReg CPU/PCH 1.05V S0			
 Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	74 OF 113
		SHEET	65 OF 100
		SIZE	D

CPU VccSA (0.925V) S0 Regulator

Max avg current: ? A (design)/ 1.51 A (budget)
Max peak current: ? A (design)/ 8.76 A (budget)
OC trip point: ? A (min)/? A (max)
Switching freq: 500 kHz




SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
PAGE TITLE			
VReg CPU VccSA S0			
 Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	75 OF 113
		SHEET	66 OF 100
		SIZE	D

3.3V S5 Regulator

Max avg current: 6 A (design)/ 4.85 A (budget)
Max peak current: ? A (design)/ 6.6 A (budget)
OC trip point: ? A (nom)/? A (min)
Switching freq: 350 kHz

5V S4 Regulator

Max avg current: 10 A (design)/ 6.08 A (budget)
Max peak current: ? A (design)/ 6.9 A (budget)
OC trip point: ? A (nom)/? A (min)
Switching freq: 350 kHz



SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
PAGE TITLE		VReg 3.3V S5/5V S4	
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D


C



B

A


A





3.425V "G3Hot" Regulator
Max avg current: ? A (design)/ 0 A (budget)
Max peak current: ? A (design)/ 0.06 A (budget)
Switching freq: ? kHz

12V S5 FET
Max avg current: 7.03 A (budget)
Max peak current: 9.69 A (budget)

SYNC_MASTER=D7_NICK		SYNC_DATE=01/04/2012	
PAGE TITLE		VReg G3Hot	
 Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	78 OF 113
		SHEET	69 OF 100








Page Notes		
Power aliases required by this page:		
- PPVCORE_GPU		
- PPVCORE_GPU_FBDQ		
Signal aliases required by this page:		
(NONE)		
BOM options provided by this page:		
(NONE)		







PAGE TITLE		SYNC DATE=01/10/2012	
KEPLER CORE/FB POWER		DRAWING NUMBER	
Apple Inc.		051-9509	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.2.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		81 OF 113	
IV ALL RIGHTS RESERVED		SHEET	
		72 OF 100	




Power planes required by this page:
- PP1V05_GPU_FB
- PP1V05_GPU_PEX
- PP1V05_GPU_PEX_AVDD

Signal planes required by this page:
(NONE)

BOM options provided by this page:
(NONE)



SYNC MASTER=D7 TONY		SYNC DATE=01/10/2012	
KEPLER FRAME BUFFER I/F		DRAWING NUMBER 051-9509	
Apple Inc.		REVISION 4.2.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 82 OF 113	
		SHEET 73 OF 100	



GPU VDDQ SUPPLY

VOUT = 1.5V / 1.35V
10 A MAX OUTPUT
F = ??? KHZ

GPIO_16 VID 1 VID 0 GPU VDDQ
0 0 1.5 V
1 0 1.35 V

GPU 1V05 SUPPLY

VOUT = 1.05V
3.43 A MAX OUTPUT
F = 500 KHZ

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
110S0568	1	RES, MF, 3.32 OHM, 1/10W, 1, 603, LF	R8311	CRITICAL	

SYNC MASTER=D7 NICK

SYNC DATE=01/03/2012

1V05 GPU POWER SUPPLY

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

REVISION


4.2.0

PAGE

83 OF 113

SHEET

74 OF 100



Page Notes

Power aliases required by this page:

















- =PP1VSR1V35_S0_FB_VDD

Signal aliases required by this page

(NONE)

BOM options provided by this page:

(NONE)



```
This memory device is in Mirrored Mode.
```

SYNC MASTER=D7 TONY SYNC DATE=12/13/2011

GDDR5 Frame Buffer B



Apple Inc.

DRAWING NUMBER
051 0500

SIZE
D051-9509
REVISION

4.2.0

BRANCH

PAGE 05 05 112

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE


THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

2	
---	--

2	
---	--





Page Notes

Power aliases required by this page:


- PP1V05_GPU_PEX_PLLVDD
- PP1V05_GPU_PEX_IOVDD
- PP3V3_GPU_VDD33

Signal aliases required by this page:

(NONE)

SNP options provided by this page:

(NONE)



SYNC MASTER=D7 TONY

SYNC DATE=01/10/2012

KEPLER PEX PWR/GNDS

Apple Inc.

DRAWING NUMBER 051-9509

REVISION 4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


PAGE 88 OF 113

SHEET 79 OF 100


GPU Core S0 Regulator

Max avg current: ? A (design)/? A (budget)
Max peak current: ? A (design)/? A (budget)
OC trip point: ? A (nom)/? A (min)
Switching freq: 290 kHz


GPU Core current sense



Straps & VID inputs




GPU Core voltage sense input




Core sense from GPU



Power goods




GPU Core compensation and feedback




GPU Core Phases




GPU Core Output Decoupling



SYNC MASTER=D7 NICK		SYNC DATE=01/03/2012	
PAGE TITLE		VReg GPU Core	
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	89 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	80 OF 100
III NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






TP to DP aliases

34	IN	TP_DP_TBTSRC_ML_CP<0>	=	DP_TBTSRC_ML_P<0>	82	98
34	IN	TP_DP_TBTSRC_ML_CN<0>	=	DP_TBTSRC_ML_N<0>	82	98
34	IN	TP_DP_TBTSRC_ML_CP<1>	=	DP_TBTSRC_ML_P<1>	82	98
34	IN	TP_DP_TBTSRC_ML_CN<1>	=	DP_TBTSRC_ML_N<1>	82	98
34	IN	TP_DP_TBTSRC_AUXCH_CP	=	DP_TBTSRC_AUXCH_P	82	98
34	IN	TP_DP_TBTSRC_AUXCH_CN	=	DP_TBTSRC_AUXCH_N	82	98

NC aliases

34	IN	TP_DP_TBTSRC_ML_CP<2>	=	NC_DP_TBTSRC_ML_P<2>		
34	IN	TP_DP_TBTSRC_ML_CN<2>	=	NC_DP_TBTSRC_ML_N<2>		
34	IN	TP_DP_TBTSRC_ML_CP<3>	=	NC_DP_TBTSRC_ML_P<3>		
34	IN	TP_DP_TBTSRC_ML_CN<3>	=	NC_DP_TBTSRC_ML_N<3>		
77	IN	DP_INT_EG_ML_P<2>	=	NC_DP_INT_EG_ML_P<2>		
77	IN	DP_INT_EG_ML_N<2>	=	NC_DP_INT_EG_ML_N<2>		
77	IN	DP_INT_EG_ML_P<3>	=	NC_DP_INT_EG_ML_P<3>		
77	IN	DP_INT_EG_ML_N<3>	=	NC_DP_INT_EG_ML_N<3>		

SYNC MASTER=D7 NICK		SYNC DATE=12/14/2011	
PAGE TITLE			
Internal DP MUXing			
 Apple Inc.		DRAWING NUMBER	051-9509
		SIZE	D
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	92 OF 113
		SHEET	82 OF 100



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



D


CB

A


A

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


C

Thunderbolt



Sink HPD range:

SYNC MASTER=D7 DOUG SYNC DATE=12/15/2011



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0745	138S0743		BLC_CAP	BLC Output Cap

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S1592	152S1591		L9700	BLC Switch Inductor
371S0648	371S0694		D9700	BLC Switch Diode

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1054	376S1022		Q9700	BLC Switch FET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S3665	1	IC, LP8561, LED BKL CTRLR, LLP24, B0	U9700	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1071	376S1073		ALL	Short Protection FET

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0845	376S1067		Q9702	BLC Inrush FET

SYNC MASTER=D7 NICK		SYNC DATE=01/03/2012	
PAGE TITLE		LCD Backlight Driver (LP8545)	
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	97 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	86 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

K70 Board Specific Physical and Spacing Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	*	Y	0.215 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	TOP,BOTTOM	Y	0.215 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	*	Y	0.170 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	*	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	TOP,BOTTOM	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	0.138 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP,BOTTOM	Y	0.138 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.110 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP,BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	Y	0.180 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM
68_OHM_DIFF	TOP,BOTTOM	Y	0.180 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.135 MM	0.085 MM	=STANDARD	0.160 MM	0.1 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD	0.160 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.089 MM	0.085 MM	=STANDARD	0.220 MM	0.1 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.089 MM	0.085 MM	=STANDARD	0.220 MM	0.1 MM

General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	*	0.076 MM	?
1X_DIELECTRIC	TOP,BOTTOM	0.071 MM	?

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100

BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

Board Stack-up

Finished board thickness: 1.58 mm

Layer	Material	Thickness
Top	Signal	0.5 oz (Cu plated)
	Prepreg	0.071 mm
2	Plane	1 oz
	Prepreg	0.076 mm
3	Signal	0.5 oz
	Prepreg	0.435 mm
4	Plane	1 oz
	Core	0.127 mm
5	Plane	1 oz
	Prepreg	0.435 mm
6	Signal	0.5 oz
	Prepreg	0.076 mm
2	Plane	1 oz
	Prepreg	0.071 mm
Btm	Signal	0.5 oz (Cu plated)

SYNC MASTER=D7 DAVE		SYNC DATE=12/12/2011	
PAGE TITLE			
k70 Rule Definitions			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-9509	D	
	REVISION	4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		100 OF 113	
		SHEET	
		87 OF 100	

DDR3

DDR3-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
DDR_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
DDR_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
DDR_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM
DDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
DDR_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF

Minimum diff spacing is 4 mil
Table 3-5, Intel Doc# 473718

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
POWER_DDR_P4MM	*	Y	0.400 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_DDR	*	POWER_DDR_P4MM
DDR_CLK_PHY	*	DDR_6BD
DDR_CTRL_PHY	*	DDR_39S
DDR_CMD_PHY	*	DDR_34S
DDR_DQ_PHY	*	DDR_42S
DDR_DQS_PHY	*	DDR_42S_D

DDR3 Power-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_DDR	*	=2:1_SPACING	?

DDR3-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DDR_CLK_ISO	*	=5:1_SPACING	?
DDR_CTRL_ISO	*	=3.5:1_SPACING	?
DDR_CTRL2CTRL	*	=2.5:1_SPACING	?
DDR_CMD_ISO	*	=3.5:1_SPACING	?
DDR_CMD2CMD	*	=2:1_SPACING	?
DDR_DATA_ISO	*	=3:1_SPACING	?
DDR_DQ2DQ	*	=2:1_SPACING	900
DDR_DQ2DQS	*	=3:1_SPACING	?
DDR_BL2BL	*	=3:1_SPACING	?
DDR_CH2CH	*	=6.5:1_SPACING	?

Main Segment Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table	Trace	Design	Iso	Design	Comments
3-2	4	(diff)	15	19.69	CLK trace spacing controlled by =68_OHM_DIFF
3-3	8	9.84	12	13.78	
3-4	6	7.87	12	13.78	
3-5	8.5	7.87	12	11.81	DQ or DQS to other signals not in the same bytelane (but not ch)
					DQ to DQ in the same bytelane of the same channel
			10	11.81	DQ to DQS in the same bytelane of the same channel
			12	11.81	DQ or DQS in different bytelanes of the same channel
			25	25.59	DQ or DQS in different channels
			-	25.59	DDR3 to any other signal not DDR3

Constraints

Clocks: CK[3:0], CK#[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CLK	*	*	DDR_CLK_ISO

Control: CS#[3:0], CKE[3:0], ODT[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CTRL	*	*	DDR_CTRL_ISO
DDR_CTRL	DDR_CTRL	*	DDR_CTRL2CTRL

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CMD	*	*	DDR_CMD_ISO
DDR_CMD	DDR_CMD	*	DDR_CMD2CMD

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_A_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_A_DQS*	*	*	DDR_DATA_ISO
DDR_B_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_B_DQS*	*	*	DDR_DATA_ISO
DDR_*_DQ_BYTE*	=SAME	*	DDR_DQ2DQ
DDR_A_DQ_BYTE*	DDR_A_DQS*	*	DDR_DQ2DQS
DDR_A_DQ_BYTE*	DDR_A_DQ_BYTE*	*	DDR_BL2BL
DDR_B_DQ_BYTE*	DDR_B_DQS*	*	DDR_DQ2DQS
DDR_B_DQ_BYTE*	DDR_B_DQ_BYTE*	*	DDR_BL2BL
DDR_A_*	DDR_B_*	*	DDR_CH2CH

See Note (3)

SEE NOTE (1)

See Note (1)

See Note (2)

Note (1):

Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):

Intel suggested 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3):

In order for the constraints `DDR*_DQ_BYTE*` to `=SAME` to win out over `DDR_{A,B}_DQ_BYTE*` to `DDR_{A,B}_DQ_BYTE*` so that the small intra-bytelane spacing is used, the spacing rule `DDR_DQ2DQ` must have a weight greater than `DDR_BL2BL`.

DDR3

Electrical Constraint Set	Physical	Spacing	
Channel A			
FE97 DDR A CLK0	DDR CLK_PHY	DDR CLK	MEM A CLK P<1..0> 12 29
FE98 DDR A CLK0	DDR CLK_PHY	DDR CLK	MEM A CLK N<1..0> 12 29
FE99 DDR A CLK1	DDR CLK_PHY	DDR CLK	MEM A CLK P<3..2> 8 12
FE98 DDR A CLK1	DDR CLK_PHY	DDR CLK	MEM A CLK N<3..2> 8 12
FEA0 DDR A CTRL0	DDR CTRL_PHY	DDR CTRL	MEM A CKE<1..0> 12 29
FEA0 DDR A CTRL0	DDR CTRL_PHY	DDR CTRL	MEM A CS L<1..0> 12 29
FEA0 DDR A CTRL0	DDR CTRL_PHY	DDR CTRL	MEM A ODT<1..0> 12 29
FEA1 DDR A CTRL1	DDR CTRL_PHY	DDR CTRL	MEM A CKE<3..2> 8 12
FEA1 DDR A CTRL1	DDR CTRL_PHY	DDR CTRL	MEM A CS L<3..2> 8 12
FEA1 DDR A CTRL1	DDR CTRL_PHY	DDR CTRL	MEM A ODT<3..2> 8 12
FEA9 DDR A CMD	DDR CMD_PHY	DDR CMD	MEM A A<15..0> 12 29
FEBA DDR A CMD	DDR CMD_PHY	DDR CMD	MEM A BA<2..0> 12 29
FEBC DDR A CMD	DDR CMD_PHY	DDR CMD	MEM A RAS L 12 29
FEBA DDR A CMD	DDR CMD_PHY	DDR CMD	MEM A CAS L 12 29
FEBA DDR A CMD	DDR CMD_PHY	DDR CMD	MEM A WE L 12 29
FEA8 DDR A DQ_BYTE0	DDR DQ_PHY	DDR A DQ_BYTE0	MEM A DQ<7..0> 12 31
FEB8 DDR A DQ_BYTE1	DDR DQ_PHY	DDR A DQ_BYTE1	MEM A DQ<15..8> 12 31
FEB9 DDR A DQ_BYTE2	DDR DQ_PHY	DDR A DQ_BYTE2	MEM A DQ<23..16> 12 31
FEA9 DDR A DQ_BYTE3	DDR DQ_PHY	DDR A DQ_BYTE3	MEM A DQ<31..24> 12 31
FEA9 DDR A DQ_BYTE4	DDR DQ_PHY	DDR A DQ_BYTE4	MEM A DQ<39..32> 12 31
FEA9 DDR A DQ_BYTE5	DDR DQ_PHY	DDR A DQ_BYTE5	MEM A DQ<47..40> 12 31
FEA9 DDR A DQ_BYTE6	DDR DQ_PHY	DDR A DQ_BYTE6	MEM A DQ<55..48> 12 31
FEA9 DDR A DQ_BYTE7	DDR DQ_PHY	DDR A DQ_BYTE7	MEM A DQ<63..56> 12 31
FEA0 DDR A DQS0	DDR DQS_PHY	DDR A DQS0	MEM A DQS P<0> 12 31
FEA0 DDR A DQS0	DDR DQS_PHY	DDR A DQS0	MEM A DQS N<0> 12 31
FEA0 DDR A DQS1	DDR DQS_PHY	DDR A DQS1	MEM A DQS P<1> 12 31
FEA0 DDR A DQS1	DDR DQS_PHY	DDR A DQS1	MEM A DQS N<1> 12 31
FEA0 DDR A DQS2	DDR DQS_PHY	DDR A DQS2	MEM A DQS P<2> 12 31
FEA0 DDR A DQS2	DDR DQS_PHY	DDR A DQS2	MEM A DQS N<2> 12 31
FEA0 DDR A DQS3	DDR DQS_PHY	DDR A DQS3	MEM A DQS P<3> 12 31
FEA0 DDR A DQS3	DDR DQS_PHY	DDR A DQS3	MEM A DQS N<3> 12 31
FEA0 DDR A DQS4	DDR DQS_PHY	DDR A DQS4	MEM A DQS P<4> 12 31
FEA0 DDR A DQS4	DDR DQS_PHY	DDR A DQS4	MEM A DQS N<4> 12 31
FEA0 DDR A DQS5	DDR DQS_PHY	DDR A DQS5	MEM A DQS P<5> 12 31
FEA0 DDR A DQS5	DDR DQS_PHY	DDR A DQS5	MEM A DQS N<5> 12 31
FEA0 DDR A DQS6	DDR DQS_PHY	DDR A DQS6	MEM A DQS P<6> 12 31
FEA0 DDR A DQS6	DDR DQS_PHY	DDR A DQS6	MEM A DQS N<6> 12 31
FEA0 DDR A DQS7	DDR DQS_PHY	DDR A DQS7	MEM A DQS P<7> 12 31
FEA0 DDR A DQS7	DDR DQS_PHY	DDR A DQS7	MEM A DQS N<7> 12 31
Channel B			
FE97 DDR B CLK0	DDR CLK_PHY	DDR CLK	MEM B CLK P<1..0> 12 30
FE98 DDR B CLK0	DDR CLK_PHY	DDR CLK	MEM B CLK N<1..0> 12 30
FE99 DDR B CLK1	DDR CLK_PHY	DDR CLK	MEM B CLK P<3..2> 8 12
FE98 DDR B CLK1	DDR CLK_PHY	DDR CLK	MEM B CLK N<3..2> 8 12
FEA0 DDR B CTRL0	DDR CTRL_PHY	DDR CTRL	MEM B CKE<1..0> 12 30
FEA0 DDR B CTRL0	DDR CTRL_PHY	DDR CTRL	MEM B CS L<1..0> 12 30
FEA0 DDR B CTRL0	DDR CTRL_PHY	DDR CTRL	MEM B ODT<1..0> 12 30
FEA1 DDR B CTRL1	DDR CTRL_PHY	DDR CTRL	MEM B CKE<3..2> 8 12
FEA1 DDR B CTRL1	DDR CTRL_PHY	DDR CTRL	MEM B CS L<3..2> 8 12
FEA1 DDR B CTRL1	DDR CTRL_PHY	DDR CTRL	MEM B ODT<3..2> 8 12
FEA9 DDR B CMD	DDR CMD_PHY	DDR CMD	MEM B A<15..0> 12 30
FEBA DDR B CMD	DDR CMD_PHY	DDR CMD	MEM B BA<2..0> 12 30
FEBC DDR B CMD	DDR CMD_PHY	DDR CMD	MEM B RAS L 12 30
FEBA DDR B CMD	DDR CMD_PHY	DDR CMD	MEM B CAS L 12 30
FEBA DDR B CMD	DDR CMD_PHY	DDR CMD	MEM B WE L 12 30
FEA8 DDR B DQ_BYTE0	DDR DQ_PHY	DDR B DQ_BYTE0	MEM B DQ<7..0> 12 31
FEA8 DDR B DQ_BYTE1	DDR DQ_PHY	DDR B DQ_BYTE1	MEM B DQ<15..8> 12 31
FEA8 DDR B DQ_BYTE2	DDR DQ_PHY	DDR B DQ_BYTE2	MEM B DQ<23..16> 12 31
FEA8 DDR B DQ_BYTE3	DDR DQ_PHY	DDR B DQ_BYTE3	MEM B DQ<31..24> 12 31
FEA8 DDR B DQ_BYTE4	DDR DQ_PHY	DDR B DQ_BYTE4	MEM B DQ<39..32> 12 31
FEA8 DDR B DQ_BYTE5	DDR DQ_PHY	DDR B DQ_BYTE5	MEM B DQ<47..40> 12 31
FEA8 DDR B DQ_BYTE6	DDR DQ_PHY	DDR B DQ_BYTE6	MEM B DQ<55..48> 12 31
FEA8 DDR B DQ_BYTE7	DDR DQ_PHY	DDR B DQ_BYTE7	MEM B DQ<63..56> 12 31
FEA0 DDR B DQS0	DDR DQS_PHY	DDR B DQS0	MEM B DQS P<0> 12 31
FEA0 DDR B DQS0	DDR DQS_PHY	DDR B DQS0	MEM B DQS N<0> 12 31
FEA0 DDR B DQS1	DDR DQS_PHY	DDR B DQS1	MEM B DQS P<1> 12 31
FEA0 DDR B DQS1	DDR DQS_PHY	DDR B DQS1	MEM B DQS N<1> 12 31
FEA0 DDR B DQS2	DDR DQS_PHY	DDR B DQS2	MEM B DQS P<2> 12 31
FEA0 DDR B DQS2	DDR DQS_PHY	DDR B DQS2	MEM B DQS N<2> 12 31
FEA0 DDR B DQS3	DDR DQS_PHY	DDR B DQS3	MEM B DQS P<3> 12 31
FEA0 DDR B DQS3	DDR DQS_PHY	DDR B DQS3	MEM B D

SYNC MASTER=D7 DAVE		SYNC DATE=12/12/2011	
PAGE TITLE			
DDR3 Constraints			
 Apple Inc.		DRAWING NUMBER	051-9509
		SIZE	D
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	101 OF 113
		SHEET	88 OF 100

PCI Express/DMI

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALL ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
PCIE_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE3_PHY	*	PCIE_80D
CLK_PCIE_PHY	*	PCIE_90D
COMP_PCIE_PHY	*	PCIE_COMP

PCIe and DMI Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
4-5	50	50	15	15.75	PCIe. Impedance inferred from Table 4-7.
4-7	50	50	8	15.75	DMI. Numbers based on Intel stack-up.

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_ISO	*	=5:1_SPACING	?
COMP_PCIE_ISO	*	=4:1_SPACING	?

Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	*	*	CLK_PCIE_ISO
COMP_PCIE	*	*	COMP_PCIE_ISO
PEG_R2D	PEG_R2D	*	PEG_SAME_DIR
PEG_D2R	PEG_D2R	*	PEG_SAME_DIR
PEG_D2R	PEG_R2D	*	PEG_ALT_DIR
PEG_D2R	*	*	PEG_ISO
PEG_R2D	*	*	PEG_ISO

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PEG_SAME_DIR	*	=3.5X_DIELECTRIC	?
PEG_ALT_DIR	*	=7X_DIELECTRIC	?
PEG_ISO	*	=4:1_SPACING	?

PEG Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
4.2.1	80	80	16	15.75	PCIe Gen3. Allow looser spacing for same direction on stripline per Anil

PCIe (CPU)

Electrical Constraint Set	Physical	Spacing	
x16 Graphics			
E4E0 PC1E_GEN3_R2D	PC1E3_PHY	PEG_R2D	PEG_R2D P<15> 71
E4E1 PC1E_GEN3_R2D	PC1E3_PHY	PEG_R2D	PEG_R2D N<15> 71
E4E2	PC1E3_PHY	PEG_R2D	PEG_R2D C P<15> 9 71
E4E3	PC1E3_PHY	PEG_R2D	PEG_R2D C N<15> 9 71
E4E4 PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R P<15> 9 71
E4E5 PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R N<15> 9 71
E4E6	PC1E3_PHY	PEG_D2R	PEG_D2R C P<15> 71
E4E7	PC1E3_PHY	PEG_D2R	PEG_D2R C N<15> 71
E4E8 PC1E_GEN3_R2D	PC1E3_PHY	PEG_R2D	PEG_R2D P<14> 71
E4E9 PC1E_GEN3_R2D	PC1E3_PHY	PEG_R2D	PEG_R2D N<14> 71
E4EA	PC1E3_PHY	PEG_R2D	PEG_R2D C P<14> 9 71
E4EB	PC1E3_PHY	PEG_R2D	PEG_R2D C N<14> 9 71
E4EC PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R P<14> 9 71
E4ED PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R N<14> 9 71
E4EE	PC1E3_PHY	PEG_D2R	PEG_D2R C P<14> 71
E4EF	PC1E3_PHY	PEG_D2R	PEG_D2R C N<14> 71
E4F0 PC1E_GEN3_R2D_RVSD	PC1E3_PHY	PEG_R2D	PEG_R2D P<13> 71
E4F1 PC1E_GEN3_R2D_RVSD	PC1E3_PHY	PEG_R2D	PEG_R2D N<13> 71
E4F2	PC1E3_PHY	PEG_R2D	PEG_R2D C P<13> 9 71
E4F3	PC1E3_PHY	PEG_R2D	PEG_R2D C N<13> 9 71
E4F4 PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R P<13> 9 71
E4F5 PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R N<13> 9 71
E4F6	PC1E3_PHY	PEG_D2R	PEG_D2R C P<13> 71
E4F7	PC1E3_PHY	PEG_D2R	PEG_D2R C N<13> 71
E4F8 PC1E_GEN3_R2D	PC1E3_PHY	PEG_R2D	PEG_R2D P<12> 71
E4F9 PC1E_GEN3_R2D	PC1E3_PHY	PEG_R2D	PEG_R2D N<12> 71
E4FA	PC1E3_PHY	PEG_R2D	PEG_R2D C P<12> 9 71
E4FB	PC1E3_PHY	PEG_R2D	PEG_R2D C N<12> 9 71
E4FC PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R P<12> 9 71
E4FD PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R N<12> 9 71
E4FE	PC1E3_PHY	PEG_D2R	PEG_D2R C P<12> 71
E4FF	PC1E3_PHY	PEG_D2R	PEG_D2R C N<12> 71
E4G0 PC1E_GEN3_R2D	PC1E3_PHY	PEG_R2D	PEG_R2D P<11> 71
E4G1 PC1E_GEN3_R2D	PC1E3_PHY	PEG_R2D	PEG_R2D N<11> 71
E4G2	PC1E3_PHY	PEG_R2D	PEG_R2D C P<11> 9 71
E4G3	PC1E3_PHY	PEG_R2D	PEG_R2D C N<11> 9 71
E4G4 PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R P<11> 9 71
E4G5 PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R N<11> 9 71
E4G6	PC1E3_PHY	PEG_D2R	PEG_D2R C P<11> 71
E4G7	PC1E3_PHY	PEG_D2R	PEG_D2R C N<11> 71
E4H0 PC1E_GEN3_R2D	PC1E3_PHY	PEG_R2D	PEG_R2D P<10> 71
E4H1 PC1E_GEN3_R2D	PC1E3_PHY	PEG_R2D	PEG_R2D N<10> 71
E4H2	PC1E3_PHY	PEG_R2D	PEG_R2D C P<10> 9 71
E4H3	PC1E3_PHY	PEG_R2D	PEG_R2D C N<10> 9 71
E4H4 PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R P<10> 9 71
E4H5 PC1E_GEN3_D2R	PC1E3_PHY	PEG_D2R	PEG_D2R N<10> 9 71
E4H6	PC1E3_PHY	PEG_D2R	PEG_D2R C P<10> 71
E4H7	PC1E3_PHY	PEG_D2R	PEG_D2R C N<10> 71
E4H8 PC1E_GEN3_R2D_RVSD	PC1E3_PHY	PEG_R2D	PEG_R2D P<9> 71
E4H9 PC1E_GEN3_R2D_RVSD	PC1E3_PHY	PEG_R2D	PEG_R2D N<9> 71
E4HA	PC1E3_PHY	PEG_R2D	PEG_R2D C P<9> 9 71
E4HB	PC1E3_PHY	PEG_R2D	PEG_R2D C N<9> 9 71
E4HC PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R P<9> 9 71
E4HD PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R N<9> 9 71
E4HE	PC1E3_PHY	PEG_D2R	PEG_D2R C P<9> 71
E4HF	PC1E3_PHY	PEG_D2R	PEG_D2R C N<9> 71
E4I0 PC1E_GEN3_R2D_RVSD	PC1E3_PHY	PEG_R2D	PEG_R2D P<8> 71
E4I1 PC1E_GEN3_R2D_RVSD	PC1E3_PHY	PEG_R2D	PEG_R2D N<8> 71
E4I2	PC1E3_PHY	PEG_R2D	PEG_R2D C P<8> 9 71
E4I3	PC1E3_PHY	PEG_R2D	PEG_R2D C N<8> 9 71
E4I4 PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R P<8> 9 71
E4I5 PC1E_GEN3_D2R_RVSD	PC1E3_PHY	PEG_D2R	PEG_D2R N<8> 9 71
E4I6	PC1E3_PHY	PEG_D2R	PEG_D2R C P<8> 71
E4I7	PC1E3_PHY	PEG_D2R	PEG_D2R C N<8> 71

PCIe (CPU)

Electrical Constraint Set		Physical	Spacing	
x16 Graphics				
PCIE GEN3 R2D	PCIE3_PHY	PEG_R2D	PEG_R2D P<7>	71
PCIE GEN3 R2D	PCIE3_PHY	PEG_R2D	PEG_R2D N<7>	71
	PCIE3_PHY	PEG_R2D	PEG_R2D C P<7>	9 71
	PCIE3_PHY	PEG_R2D	PEG_R2D C N<7>	9 71
PCIE GEN3 D2R RVSD	PCIE3_PHY	PEG_D2R	PEG_D2R P<7>	9 71
PCIE GEN3 D2R RVSD	PCIE3_PHY	PEG_D2R	PEG_D2R N<7>	9 71
	PCIE3_PHY	PEG_D2R	PEG_D2R C P<7>	71
	PCIE3_PHY	PEG_D2R	PEG_D2R C N<7>	71
PCIE GEN3 R2D	PCIE3_PHY	PEG_R2D	PEG_R2D P<6>	71
PCIE GEN3 R2D	PCIE3_PHY	PEG_R2D	PEG_R2D N<6>	71
	PCIE3_PHY	PEG_R2D	PEG_R2D C P<6>	9 71
	PCIE3_PHY	PEG_R2D	PEG_R2D C N<6>	9 71
PCIE GEN3 D2R	PCIE3_PHY	PEG_D2R	PEG_D2R P<6>	9 71
PCIE GEN3 D2R	PCIE3_PHY	PEG_D2R	PEG_D2R N<6>	9 71
	PCIE3_PHY	PEG_D2R	PEG_D2R C P<6>	71
	PCIE3_PHY	PEG_D2R	PEG_D2R C N<6>	71
PCIE GEN3 R2D RVSD	PCIE3_PHY	PEG_R2D	PEG_R2D P<5>	71
PCIE GEN3 R2D RVSD	PCIE3_PHY	PEG_R2D	PEG_R2D N<5>	71
	PCIE3_PHY	PEG_R2D	PEG_R2D C P<5>	9 71
	PCIE3_PHY	PEG_R2D	PEG_R2D C N<5>	9 71
PCIE GEN3 D2R RVSD	PCIE3_PHY	PEG_D2R	PEG_D2R P<5>	9 71
PCIE GEN3 D2R RVSD	PCIE3_PHY	PEG_D2R	PEG_D2R N<5>	9 71
	PCIE3_PHY	PEG_D2R	PEG_D2R C P<5>	71
	PCIE3_PHY	PEG_D2R	PEG_D2R C N<5>	71
PCIE GEN3 R2D	PCIE3_PHY	PEG_R2D	PEG_R2D P<4>	71
PCIE GEN3 R2D	PCIE3_PHY	PEG_R2D	PEG_R2D N<4>	71
	PCIE3_PHY	PEG_R2D	PEG_R2D C P<4>	9 71
	PCIE3_PHY	PEG_R2D	PEG_R2D C N<4>	9 71
PCIE GEN3 D2R	PCIE3_PHY	PEG_D2R	PEG_D2R P<4>	9 71
PCIE GEN3 D2R	PCIE3_PHY	PEG_D2R	PEG_D2R N<4>	9 71
	PCIE3_PHY	PEG_D2R	PEG_D2R C P<4>	71
	PCIE3_PHY	PEG_D2R	PEG_D2R C N<4>	71
PCIE GEN3 R2D	PCIE3_PHY	PEG_R2D	PEG_R2D P<3>	71
PCIE GEN3 R2D	PCIE3_PHY	PEG_R2D	PEG_R2D N<3>	71
	PCIE3_PHY	PEG_R2D	PEG_R2D C P<3>	9 71
	PCIE3_PHY	PEG_R2D	PEG_R2D C N<3>	9 71
PCIE GEN3 D2R	PCIE3_PHY	PEG_D2R	PEG_D2R P<3>	9 71
PCIE GEN3 D2R	PCIE3_PHY	PEG_D2R	PEG_D2R N<3>	9 71
	PCIE3_PHY	PEG_D2R	PEG_D2R C P<3>	71
	PCIE3_PHY	PEG_D2R	PEG_D2R C N<3>	71
PCIE GEN3 R2D	PCIE3_PHY	PEG_R2D	PEG_R2D P<2>	71
PCIE GEN3 R2D	PCIE3_PHY	PEG_R2D	PEG_R2D N<2>	71
	PCIE3_PHY	PEG_R2D	PEG_R2D C P<2>	9 71
	PCIE3_PHY	PEG_R2D	PEG_R2D C N<2>	9 71
PCIE GEN3 D2R	PCIE3_PHY	PEG_D2R	PEG_D2R P<2>	9 71
PCIE GEN3 D2R	PCIE3_PHY	PEG_D2R	PEG_D2R N<2>	9 71
	PCIE3_PHY	PEG_D2R	PEG_D2R C P<2>	71
	PCIE3_PHY	PEG_D2R	PEG_D2R C N<2>	71
PCIE GEN3 R2D	PCIE3_PHY	PEG_R2D	PEG_R2D P<1>	71
PCIE GEN3 R2D	PCIE3_PHY	PEG_R2D	PEG_R2D N<1>	71
	PCIE3_PHY	PEG_R2D	PEG_R2D C P<1>	9 71
	PCIE3_PHY	PEG_R2D	PEG_R2D C N<1>	9 71
PCIE GEN3 D2R	PCIE3_PHY	PEG_D2R	PEG_D2R P<1>	9 71
PCIE GEN3 D2R	PCIE3_PHY	PEG_D2R	PEG_D2R N<1>	9 71
	PCIE3_PHY	PEG_D2R	PEG_D2R C P<1>	71
	PCIE3_PHY	PEG_D2R	PEG_D2R C N<1>	71
PCIE GEN3 R2D RVSD	PCIE3_PHY	PEG_R2D	PEG_R2D P<0>	71
PCIE GEN3 R2D RVSD	PCIE3_PHY	PEG_R2D	PEG_R2D N<0>	71
	PCIE3_PHY	PEG_R2D	PEG_R2D C P<0>	9 71
	PCIE3_PHY	PEG_R2D	PEG_R2D C N<0>	9 71
PCIE GEN3 D2R RVSD	PCIE3_PHY	PEG_D2R	PEG_D2R P<0>	9 71
PCIE GEN3 D2R RVSD	PCIE3_PHY	PEG_D2R	PEG_D2R N<0>	9 71
	PCIE3_PHY	PEG_D2R	PEG_D2R C P<0>	71
	PCIE3_PHY	PEG_D2R	PEG_D2R C N<0>	71
CPU PCIe Clocks				
PEG_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PEG CLK100M_P	10 71
PEG_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PEG CLK100M_N	10 71
CPU PCIe Compensation				
	COMP_PCIE_PHY	COMP_PCIE	CPU_PEG_COMP	10

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D
COMP_DMI_PHY	*	50_OHM_SE

PCie-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=7X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

SSD x2 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_SSD_R2D	PCIE_SSD_R2D	*	PCIE_SAME_DIR
PCIE_SSD_D2R	PCIE_SSD_D2R	*	PCIE_SAME_DIR
PCIE_SSD_D2R	PCIE_SSD_R2D	*	PCIE_ALT_DIR
PCIE_SSD_D2R	*	*	PCIE_ISO
PCIE_SSD_R2D	*	*	PCIE_ISO

PCH x1 PCIE Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

DMI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
DMI_SAME_DIR	*	=4X_DIELECTRIC	?
DMI_ALT_DIR	*	=5X_DIELECTRIC	?
DMI_ISO	*	=4X_DIELECTRIC	?

DMI x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_SAME_DIR
DMI_S2N	DMI_S2N	*	DMI_SAME_DIR
DMI_N2S	DMI_S2N	*	DMI_ALT_DIR
DMI_N2S	*	*	DMI_ISO
DMI_S2N	*	*	DMI_ISO

PCie (PCH)

Electrical Constraint Set	Physical	Spacing
x4 Thunderbolt		
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D
PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R
PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
x2 SSD		
PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D
PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D
PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D
PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D
PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R
PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R
PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R
PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R
PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D
PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D
PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D
PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D
PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R
PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R
PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R
PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
x1 AirPort		
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE
PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE
x1 Caesar IV		
PCIE_GEN2_R2D	PCIE_PHY	PCIE
PCIE_GEN2_R2D	PCIE_PHY	PCIE
PCIE_GEN2_R2D	PCIE_PHY	PCIE
PCIE_GEN2_R2D	PCIE_PHY	PCIE
PCIE_GEN2_D2R	PCIE_PHY	PCIE
PCIE_GEN2_D2R	PCIE_PHY	PCIE
PCIE_GEN2_D2R	PCIE_PHY	PCIE
PCIE_GEN2_D2R	PCIE_PHY	PCIE
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE

DMI

Electrical Constraint Set	Physical	Spacing
DMI		
DMI_N2S	PCIE_PHY	DMI_N2S
DMI_N2S	PCIE_PHY	DMI_N2S
DMI_S2N	PCIE_PHY	DMI_S2N
DMI_S2N	PCIE_PHY	DMI_S2N
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
DMI Compensation		
	COMP_DMT_PHY	COMP_PCIE

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	=4:1_SPACING	?
COMP_PCH	*	=2:1_SPACING	?

PCI

PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI	*	=2:1_SPACING	?

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5:1_SPACING	?
CLK_LPC	*	=2:1_SPACING	?

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

Crystal

Crystal-specific Physical Rules

[illegible]

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

SPI

SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=2:1_SPACING	?

PCI

Electrical Constraint Set	Physical	Spacing
PCI Clock		
100M	CLK_PCT_55S	CLK_PCT
100M	CLK_PCT_55S	CLK_PCT

LPC

Electrical Constraint Set	Physical	Spacing	
LPC			
	LPC 55S	LPC	LPC_AD<3..0> 18 44 46
	LPC 55S	LPC	LPC_R_AD<3..0> 18
	LPC 55S	LPC	LPC_FRAME_L 18 44 46
	LPC 55S	LPC	LFRAME_L 18
LPC Clocks			
	CLK LPC 55S	CLK LPC	LPC_CLK33M_LPCPLUS 26 46
	CLK LPC 55S	CLK LPC	LPC_CLK33M_LPCPLUS_R 20 26
	CLK LPC 55S	CLK LPC	LPC_CLK33M_SMC 26 44
	CLK LPC 55S	CLK LPC	LPC_CLK33M_SMC_R 20 26

PCH Clocks

Electrical Constraint Set	Physical	Spacing	
PCH Reference Clock			
 CLK_PCH_55S	CLK_PCH	SYSClk_CLK25M_SB	26
 CLK_PCH_55S	CLK_PCH	PCH_CLK25M_XTALIN	18 26
PCH Ref Clock Comp			
 PCH_55S	COMP_PCH	PCH_XCLK_RC0MP	18
PCH RTC 32K			
 CLK_XTAL	XTAL	PCH_CLK32K_RTCX1	18 26
 CLK_XTAL	XTAL	PCH_CLK32K_RTCX2	18 26
 CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R	26
SMC 32K			
 CLK_PCH_55S	CLK_PCH	PM_CLK32K_SUSCLK_R	19 45
 CLK_PCH_55S	CLK_PCH	SMC_CLK32K	44 45

25 MHz Reference Clocks

Electrical Constraint Set	Physical	Spacing		
25M Reference Crystal				
	CLK_XTAL	XTAL	SYSCLK_CLK25M_X1	26
	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2	26
	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2_R	26
25M Reference Clocks				
	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_ENET	26 37
	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_ENET_R	26
	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_TBT	26 34
	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_TBT_R	34

HDA

Electrical Constraint Set	Physical	Spacing	
HDA			
H109	HDA_55S	HDA	HDA_BIT_CLK 18 52
H109	HDA_55S	HDA	HDA_BIT_CLK_R 18
H109	HDA_55S	HDA	HDA_RST_L 18 52
H109	HDA_55S	HDA	HDA_RST_R_L 18
H109	HDA_55S	HDA	HDA_SDOUT 18 52
H109	HDA_55S	HDA	HDA_SDOUT_R 18 18
H109	HDA_55S	HDA	HDA_SYNC 18 18 52
H109	HDA_55S	HDA	HDA_SYNC_R 18
H109	HDA_55S	HDA	HDA_SDI0 18 52
H109	HDA_55S	HDA	AUD_SDI_R 52
SPDIF			
H37A		HDA	AUD_SPDIF_CHIP 52
H37A		HDA	AUD_SPDIF_OUT 52 56

SPI Bootrom

Electrical Constraint Set	Physical	Spacing	
SPI ROM			
H303	SPI 50S	SPI	SPI CLK R 18 46
H309	SPI 50S	SPI	SPI CLK 46
H305	SPI 50S	SPI	SPI ALT CLK 46
H308	SPI 50S	SPI	SPI SMC CLK 44 45
H307	SPI 50S	SPI	SPI MLB CLK 45 46
H302	SPI 50S	SPI	SPI CS0 R L 18 46
H306	SPI 50S	SPI	SPI CS0 L 46
H310	SPI 50S	SPI	SPI ALT CS L 46
H301	SPI 50S	SPI	SPI SMC CS L 44 45
H304	SPI 50S	SPI	SPI MLB CS L 45 46
H300	SPI 50S	SPI	SPI MOSI R 18 46
H300	SPI 50S	SPI	SPI MOSI 46
H309	SPI 50S	SPI	SPI ALT MOSI 46
H310	SPI 50S	SPI	SPI SMC MOSI 44 45
H311	SPI 50S	SPI	SPI MLB MOSI 45 46
H305	SPI 50S	SPI	SPI MISO 18 46
H308	SPI 50S	SPI	SPI ALT MISO 46
H312	SPI 50S	SPI	SPI SMC MISO 44 45
H313	SPI 50S	SPI	SPI MLB MISO 45 46
H309	SPI 50S	SPI	SPIROM USE MLB 21 46

USB

USB-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB2_PHY	*	USB_90D
USB3_PHY	*	USB_85D

USB-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2_ISO	*	=3:1_SPACING	?
USB2_ISO	TOP,BOTTOM	=3:1_SPACING	?
USB3_ISO	*	=5.5:1_SPACING	?
USB3_ISO	TOP,BOTTOM	=5.5:1_SPACING	?

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
12.2.1	90	90	12	11.81	USB 2.0
13.3.1	85	85	20	21.65	USB 3.0

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB2	*	*	USB2_ISO
USB3	*	*	USB3_ISO

Caesar IV (Ethernet/SD)

CIV-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SD_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_COMP_PHY	*	ENET_50S
ENET_DIFF_PHY	*	ENET_100D
SD_PHY	*	SD_50S
CIV_SPI	*	SPI_55S

CIV-specific Spacing Definitions

Ethernet

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF_ISO	*	=6:1_SPACING	?
ENET_DIFF2DIFF	*	=3:1_SPACING	?
ENET_TRANS_ISO	*	1.27 MM	?
COMP_ENET_ISO	*	=4:1_SPACING	?

Constraints Ethernet

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_DIFF	*	*	ENET_DIFF_ISO
ENET_DIFF	ENET_DIFF	*	ENET_DIFF2DIFF
ENET_TRANS	*	*	ENET_TRANS_ISO
COMP_ENET	*	*	COMP_ENET_ISO
ENET_TRANS	ENET_TRANS	*	ENET_DIFF2DIFF

2 kV isolation

SD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_ISO	*	=3:1_SPACING	?

SD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SD	*	*	SD_ISO

Camera Processor-to-Camera Sensor I/F (SMIA/MIPI)

Camera Processor's SMIA Interface Physical Rules

[illegible]

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMIA_DIFF_PHY	*	SMIA_100D

Camera Processor's SMIA Interface Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMIA_DIFF_ISO	*	=6:1_SPACING	?
SMIA_DIFF2DIFF	*	=3:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMIA_DIFF	*	*	SMIA_DIFF_ISO
SMIA_DIFF	SMIA_DIFF	*	SMIA_DIFF2DIFF

USB 3.0 and USB 2.0 Trixies Muxing

Electrical Constraint Set		Physical	Spacing	
External Port A (J4600)				
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_P
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_N
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_F_P
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_F_N
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_P
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_N
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_F_P
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_F_N
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_C_P
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_C_N
HS00	USB2_MIXED_M010_CONN	USB2_PHY	USB2	USB_PCH_0_P
HS00	USB2_MIXED_M010_CONN	USB2_PHY	USB2	USB_PCH_0_N
HS00	USB2_MIXED_M010_CONN	USB2_PHY	USB2	USB2_EXTB_MIXED_P
HS00	USB2_MIXED_M010_CONN	USB2_PHY	USB2	USB2_EXTB_MIXED_N
HS00	USB2_MIXED_M010_CONN	USB2_PHY	USB2	USB2_EXTB_P
HS00	USB2_MIXED_M010_CONN	USB2_PHY	USB2	USB2_EXTB_N
External Port B (J4610)				
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_P
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_N
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_F_P
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_F_N
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_P
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_N
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_F_P
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_F_N
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_C_P
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_C_N
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB_PCH_1_P
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB_PCH_1_N
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB_PCH_9_P
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB_PCH_9_N
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB2_EXTB_MIXED_P
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB2_EXTB_MIXED_N
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB2_EXTB_P
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB2_EXTB_N
External Port C (J4700)				
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_P
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_N
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_F_P
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTB_RX_F_N
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_P
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_N
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_F_P
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_F_N
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_C_P
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTB_TX_C_N
HS00	USB2_CONN	USB2_PHY	USB2	USB_PCH_2_P
HS00	USB2_CONN	USB2_PHY	USB2	USB_PCH_2_N
HS00	USB2_CONN	USB2_PHY	USB2	USB2_EXTB_P
HS00	USB2_CONN	USB2_PHY	USB2	USB2_EXTB_N
External Port D (J4710)				
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTD_RX_P
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTD_RX_N
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTD_RX_F_P
HS00	USB3_RX_CONN	USB3_PHY	USB3	USB3_EXTD_RX_F_N
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTD_TX_P
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTD_TX_N
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTD_TX_F_P
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTD_TX_F_N
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTD_TX_C_P
HS00	USB3_TX_CONN	USB3_PHY	USB3	USB3_EXTD_TX_C_N
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB_PCH_3_P
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB_PCH_3_N
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB_PCH_10_P
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB_PCH_10_N
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB2_EXTD_MIXED_P
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB2_EXTD_MIXED_N
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB2_EXTD_P
HS00	USB2_MIXED_CONN	USB2_PHY	USB2	USB2_EXTD_N
Camera (J3510)				
HS00	USB2_CONN_TNT	USB2_PHY	USB2	USB_CAMERA_P
HS00	USB2_CONN_TNT	USB2_PHY	USB2	USB_CAMERA_N
PCH USB Compensation				
HS00		PCH_55G	COMP_PCH	PCH_USB_RBIAS

RMH Love

Electrical Constraint Set	Physical	Spacing	
USB 2.0 Hub			
FE01 USB2_HUB	USB2_PHY	USB2	USB_PCH_7_P 27 20
FE09 USB2_HUB	USB2_PHY	USB2	USB_PCH_7_N 27 20
FE0B USB2_HUB_CONN	USB2_PHY	USB2	USB_BT_P 27 33
FE1D USB2_HUB_CONN	USB2_PHY	USB2	USB_BT_N 27 33
HS08 USB2_HUB_CONN	USB2_PHY	USB2	USB_BT_MUX_P 33
HS0D USB2_HUB_CONN	USB2_PHY	USB2	USB_BT_MUX_N 33
ES37 USB2_HUB_RES	USB2_PHY	USB2	USB_SMC_P 27 44
ES37 USB2_HUB_RES	USB2_PHY	USB2	USB_SMC_N 27 44
HS40	USB2_PHY	USB2	USB_HUB_2_P 27
HS40	USB2_PHY	USB2	USB_HUB_2_N 27
USB 2.0 Hub Compensation			
FE3F	PCH_SS	COMP_PCH	USB_HUB_RBIA5 27
USB 2.0 Hub Crystal			
ES32	CLK_XTAL	XTAL	USB_HUB_XTAL1 27
ES32	CLK_XTAL	XTAL	USB_HUB_XTAL2 27

Et tu Brute?

Electrical Contract Set	Physical	Spacing		
Ethernet				
 ENET_MDT	ENET_DTEE_PHY	ENET_DTEE	ENETCONN_MDI P<3..0>	37 38
 ENET_MDT	ENET_DTEE_PHY	ENET_DTEE	ENETCONN_MDI N<3..0>	37 38
 ENET_MDT	ENET_DTEE_PHY	ENET_TRANS	ENETCONN_MDI T P<3..0>	38
 ENET_MDT	ENET_DTEE_PHY	ENET_TRANS	ENETCONN_MDI T N<3..0>	38
 ENET_MDT		ENET_TRANS	ENETCONN_MCT0	38
 ENET_MDT		ENET_TRANS	ENETCONN_MCT1	38
 ENET_MDT		ENET_TRANS	ENETCONN_MCT2	38
 ENET_MDT		ENET_TRANS	ENETCONN_MCT3	38
 ENET_MDT		ENET_TRANS	ENETCONN_MCT_BS	38
 ENET_MDT	ENET_COMP_PHY	COMP_ENET	ENET_RDAC	37
SD				
 SD_DATA	SD_PHY	SD	ENET_CR_DATA<7..0>	37
 SD_DATA	SD_PHY	SD	SDCONN_DATA<7..0>	37 39
 SD_DATA	SD_PHY	SD	SDCONN_DATA_R <7..0>	39
 SD_CMD	SD_PHY	SD	ENET_SD_CMD	37
 SD_CMD	SD_PHY	SD	SDCONN_CMD	37 39
 SD_CMD	SD_PHY	SD	SDCONN_CMD_R	39
 SD_CLK	SD_PHY	SD	ENET_SD_CLK	37
 SD_CLK	SD_PHY	SD	SDCONN_CLK	37 39
 SD_CLK	SD_PHY	SD	SDCONN_CLK_R	39
 SD_MEDIA	SD_PHY	SD	ENET_MEDIA_SENSE	15 18
 SD_MEDIA	SD_PHY	SD	ENET_SD_DETECT_L	37 39
 SD_WP	SD_PHY	SD	SDCONN_WP	37 39
CIV SPI				
 CIV_SPI	CIV_SPI	SPT	ENET_SCLK	37
 CIV_SPI	CIV_SPI	SPT	ENET_MISO	37
 CIV_SPI	CIV_SPI	SPT	ENET_MOSI	37
 CIV_SPI	CIV_SPI	SPT	ENET_CS_L	37

Camera Processor-Camera Sensor I/F

Electrical Constraint Set		Physical	Spacing	
H500	SMIA_DP	SMIA_DFF_PHY	SMIA_DFF	SMIA_DATA_P 40
H500	SMIA_DP	SMIA_DFF_PHY	SMIA_DFF	SMIA_DATA_N 40
H520	SMIA_DP	SMIA_DFF_PHY	SMIA_DFF	SMIA_DATA_F_P 40
H527	SMIA_DP	SMIA_DFF_PHY	SMIA_DFF	SMIA_DATA_F_N 40
H530	SMIA_DP	SMIA_DFF_PHY	SMIA_DFF	SMIA_CLK_P 40
H533	SMIA_DP	SMIA_DFF_PHY	SMIA_DFF	SMIA_CLK_N 40
H525	SMIA_DP	SMIA_DFF_PHY	SMIA_DFF	SMIA_CLK_F_P 40
H522	SMIA_DP	SMIA_DFF_PHY	SMIA_DFF	SMIA_CLK_F_N 40
H507		SPT_50S	SPT	CAM_SF_CLK 40
H508		SPT_50S	SPT	CAM_SF_CLK_R 40
H509		SPT_50S	SPT	CAM_SF_DIN 40
H510		SPT_50S	SPT	CAM_SF_DIN_R 40
H511		SPT_50S	SPT	CAM_SF_CS_L 40
H512		SPT_50S	SPT	CAM_SF_WP_L 40
H513		SPT_50S	SPT	CAM_SF_DOUT 40
H514		SPT_50S	SPT	CAM_SF_DOUT_R 40
H537		SMB_PHY	SMB	I2C CAMSENSOR_SDA 40
H538		SMB_PHY	SMB	I2C CAMSENSOR_SCL 40

SYNCH MASTER-D7 DAVE		SYNCH DATE=12/12/2011	
PAGE TITLE			
USB/Ethernet/SD Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		4.2.0	
		BRANCH	
		PAGE	
		106 OF 113	
		SHEET	
		93 OF 100	

SMBus

SMBus-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_PHY	*	SMB_55S

SMBus-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB_ISO	*	=2x_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SMB_ISO

Sensor

Sensor-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_DIFF_PHY	*	1:1_DIFFPAIR

Sensor-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SENSE	*	*	SENSE_ISO
SENSE	POWER	*	PWR_P2MM
SENSE	GND	*	GND_P2MM

SMBus

Electrical Constraint Set	Physical	Spacing	
SMC			
H10	SMB_PHY	SMB	SMBUS SMC 0 S0_SCL 44 47
H9	SMB_PHY	SMB	SMBUS SMC 0 S0_SDA 44 47
H11	SMB_PHY	SMB	SMBUS SMC 1 S0_SCL 44 47
H12	SMB_PHY	SMB	SMBUS SMC 1 S0_SDA 44 47
H13	SMB_PHY	SMB	SMBUS SMC 2 S4_SCL 44 47
H14	SMB_PHY	SMB	SMBUS SMC 2 S4_SDA 44 47
H15	SMB_PHY	SMB	SMBUS SMC 3_SCL 44 47
H16	SMB_PHY	SMB	SMBUS SMC 3_SDA 44 47
H19	SMB_PHY	SMB	SMBUS SMC 5 G3H_SCL 44 45
H20	SMB_PHY	SMB	SMBUS SMC 5 G3H_SDA 44 45
PCH			
H28	TBT_T2C_55S	TBT_T2C	SMBUS PCH_CLK 18 47
H29	TBT_T2C_55S	TBT_T2C	SMBUS PCH_DATA 18 47
H30	SMB_PHY	SMB	SML_PCH_0_CLK 18 47
H34	SMB_PHY	SMB	SML_PCH_0_DATA 18 47
Display TCon			
H50	SMB_PHY	SMB	SMB_DP_TCON_SCL 47 B1
H51	SMB_PHY	SMB	SMB_DP_TCON_SDA 47 B1

Temperature Sense

Electrical Contract Set	Physical	Spacing	
EMC1414-1 (Production)			
H57 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T1 1 P 50
H58 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T1 1 N 50
H59 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T1 2 P 50
H60 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T1 2 N 50
H65 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS ACDC P 6 50
H66 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS ACDC N 6 50
TMP423 (Development)			
H67 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T2 1 P 50
H68 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T2 1 N 50
H69 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T2 2 P 50
H70 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T2 2 N 50
H81 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS SKIN P 50
H82 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS SKIN N 50
H73 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T2 3 P 50
H72 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS T2 3 N 50
HDD Out-of-Band			
H74		SENSE	SMC HDD_OOB_TEMP
H74		SENSE	HDD_OOB_TEMP_CONN
H75		SENSE	HDD_OOB_TEMP_FILT
H76		SENSE	HDD_OOB_TEMP_R
SSD Out-of-Band			
H77		SENSE	SMC SSD_OOB_TEMP
H78		SENSE	SSC SSD_TEMP_CTL
H79		SENSE	SSD_OOB_TEMP

SMC

Electrical Constraint Set	Physical	Spacing	
SMC			
	CLK_XTAL	XTAL	SMC_XTAL 44 45
	CLK_XTAL	XTAL	SMC_EXTAL 44 45

Current/Voltage Sense

Electrical Constraint Set	Physical	Spacing	
Common			
ISE		SENSE	GND_SMC_AVSS 44 45 48 49
12V S5 (System Total)			
ISE	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12V63H_P 48
ISE	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12V63H_N 48
ISE		SENSE	ISNS_P12V63H_R 48
ISE		SENSE	ISNS_P12V63H 45 48
ISE		SENSE	VSNS_P12V63H 45 48
12V S0 (GPU Core)			
ISE	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUCORE_P 48
ISE	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUCORE_N 48
ISE		SENSE	ISNS_P12VS0_GPUCORE_R 48
ISE		SENSE	ISNS_P12VS0_GPUCORE 45 48
ISE		SENSE	VSNS_P12VS0_GPUCORE 45 48
HDD			
ISE	SNS_CURRENT	SNS_DIFF_PHY	SNS_HDD_P 48
ISE	SNS_CURRENT	SNS_DIFF_PHY	SNS_HDD_N 48
ISE		SENSE	ISNS_HDDS0_R 48
ISE		SENSE	ISNS_HDDS0 45 48
ISE		SENSE	VSNS_HDDS0 45 48
SSD			
ISE	SNS_CURRENT	SNS_DIFF_PHY	SNS_SSD_P 49
ISE	SNS_CURRENT	SNS_DIFF_PHY	SNS_SSD_N 49
ISE		SENSE	ISNS_SSDS0_R 49
ISE		SENSE	ISNS_SSDS0 45 49
ISE		SENSE	VSNS_SSDS0 45 49
VDDQ S3 (DDR)			
ISE	SNS_CURRENT	SNS_DIFF_PHY	SNS_VDDQS3_DDR_P 49
ISE	SNS_CURRENT	SNS_DIFF_PHY	SNS_VDDQS3_DDR_N 49
ISE		SENSE	ISNS_VDDQS3_DDR_R 49
ISE		SENSE	ISNS_VDDQS3_DDR 45 49
ISE		SENSE	VSNS_VDDQS3_DDR 45 49
VDDQ S0 (GPU Uncore)			
ISE	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUUC_P 48
ISE	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUUC_N 48
ISE		SENSE	ISNS_P12VS0_GPUUC_R 48
ISE		SENSE	ISNS_P12VS0_GPUUNCORE 45 48
ISE		SENSE	VSNS_P12VS0_GPUUNCORE 45 48
CPU Core			
ISE	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUCORE_P 48
ISE	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUCORE_N 48
ISE		SENSE	ISNS_CPUCORE_FB 48
ISE		SENSE	ISNS_CPUCORE 45 48
ISE		SENSE	VSNS_CPUCORE 45 48
CPU AXG			
ISE	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUAXG_P 48
ISE	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUAXG_N 48
ISE		SENSE	ISNS_CPUAXG_FB 48
ISE		SENSE	ISNS_CPUAXG 45 48
ISE		SENSE	VSNS_CPUAXG 45 48

DC - DC

Power-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GND_P3MM	*	Y	0.300 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
GND_P5MM	*	Y	0.500 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
POWER_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
POWER_P3MM	*	Y	0.300 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
POWER_P6MM	*	Y	0.600 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_P5MM
GND	BGA	GND_P3MM
POWER	*	POWER_P6MM
POWER	BGA	POWER_P3MM
VR_CTL_PHY	*	POWER_P3MM
VR_CTL_PHY	BGA	STANDARD
VR_VID_PHY	*	POWER_50S

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
VR_DIDT_PHY	*	POWER_P6MM
VR_DIDT_PHY	BGA	STANDARD

Power-specific Spacing Definitions

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_ISO	*	=STANDARD	?
GND_ISO	*	=STANDARD	?

Constraints

Power and Common

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	POWER_ISO
GND	*	*	GND_ISO

DC-DC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SWNODE_ISO	*	=8:1_SPACING	1000
SWNODE_SW2SW	*	=1:1_SPACING	?
SWNODE_SW2PWR	*	=2:1_SPACING	?
SWNODE_SW2GND	*	=2:1_SPACING	?

DC-DC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_SWITCH	*	*	SWNODE_ISO
VR_SWITCH	*	BGA	BGA_P1MM
VR_SWITCH	VR_SWITCH	*	SWNODE_SW2SW
VR_SWITCH	POWER	*	SWNODE_SW2PWR
VR_SWITCH	GND	*	SWNODE_SW2GND

DC-DC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL_ISO	*	=3:1_SPACING	?
VR_VID_ISO	*	=4X_DIELECTRIC	?

DC-DC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CTL	*	*	VR_CTL_ISO
VR_VID	*	*	VR_VID_ISO

VDDQ S3 (1.5V)/VTT S0

Physical	Spacing	Voltage	D1D2	NO_TEST	
Input Bus					
E69 POWER	POWER	5V			REG_V5IN_U7700
Local Ground					
E44 GND	GND	0V			AGND_VDDQS3
VDDQ S3					
E45 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_VDDQS3
E47 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_VDDQS3_L
E46 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_VDDQS3
E48 VR_D1D2_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_VDDQS3_RC
E49 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_VDDQS3
E50 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_VDDQS3_R
E59 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_VDDQS3
E58 VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_VDDQS3
E64 POWER	POWER	1.5V			PPVDDQ_S3_SENSE
E53 VR_CTL_PHY	VR_CTL				REG_VDDQS3_VDDQSNS
E55 VR_CTL_PHY	VR_CTL				REG_VDDQS3_VREF
E56 VR_CTL_PHY	VR_CTL				REG_VDDQS3_REFIN
E57 VR_CTL_PHY	VR_CTL				REG_VDDQS3_MODE
E58 VR_CTL_PHY	VR_CTL				REG_VDDQS3_TRIP
E59 VR_CTL_PHY	VR_CTL				LDO_DDRVTT0_SNS
Output Bus					
E60 POWER	POWER	1.5V			PPVDDQ_S3
E61 POWER_DDR	POWER_DDR	0.75V			PPDDRVT1_S3
E62 POWER_DDR	POWER_DDR	0.75V			PPDDRVT1_S0
FET Switched					
E63 POWER	POWER	1.5V			PP1V5_S0
Sensed					
E64 POWER	POWER	1.5V			PPVDDQ_S3_DDR

CPU VccIO/ PCH 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	IDT	NO_TEST	
Input Bus						
	POWER	POWER	5V			REG VCC U7400 65
	POWER	POWER	5V			REG PVCC U7400 65
Local Ground						
	GND	GND	0V			AGND P1V05S0 65
1.05V S0						
	VR_DTDT_PHY	VR_SWITCH	12V	TRUE		REG PHASE P1V05S0 65
	VR_DTDT_PHY	VR_SWITCH	12V	TRUE		REG PHASE P1V05S0 L 65
	VR_DTDT_PHY	VR_SWITCH	12V	TRUE		REG BOOT P1V05S0 65
	VR_DTDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT P1V05S0 RC 65
	VR_DTDT_PHY	VR_SWITCH	12V	TRUE		REG UGATE P1V05S0 65
	VR_DTDT_PHY	VR_SWITCH	12V	TRUE		REG UGATE P1V05S0 R 65
	VR_DTDT_PHY	VR_SWITCH	12V	TRUE		REG LGATE P1V05S0 65
	VR_DTDT_PHY	VR_SWITCH	12V	TRUE		REG LGATE P1V05S0 65
	VR_DTDT_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P1V05S0 65
	VR_CTL_PHY	VR_CTL				REG P1V05S0 OCSET 65
	VR_CTL_PHY	VR_CTL				REG P1V05S0 V0 65
 VSNS_CPU VCCIO	SNS_DIFF_PHY	SENSE				SNS CPU VCCIO P 13 65
 VSNS_CPU VCCIO	SNS_DIFF_PHY	SENSE				SNS CPU VCCIO N 13 65
	SNS_DIFF_PHY	SENSE				SNS P1V05S0 XW P 65
	SNS_DIFF_PHY	SENSE				SNS P1V05S0 XW N 65
		SENSE				REG P1V05S0 FB 65
		SENSE				REG P1V05S0 RTN 65
	VR_CTL_PHY	VR_CTL				REG P1V05S0 SREF 65
	VR_CTL_PHY	VR_CTL				REG P1V05S0 FSEL 65
Output Bus						
	POWER	POWER	1.05V			PP1V05_S0 6
FET Switched						
	POWER	POWER	1.05V			PP1V05_TB1LC 6
	POWER	POWER	1.05V			PP1V05_TB1C1O 6

CPU VccSA

Electrical Constraint Set	Physical	Spacing	Voltage	D1D2	No_TEST	
Input Bus						
IEP1	POWER	POWER	5V			REG_VCC_U7500 66
IEP2	POWER	POWER	5V			REG_PVCC_U7500 66
Local Ground						
IEG3	GND	GND	0V			AGND_VCCSA0 66
VCCIO						
IEP4	VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_VCCSA0 66
IEP5	VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_VCCSA0 66
IEP6	VR_D1D2_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_VCCSA0_RC 66
IEP7	VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_IGATE_VCCSA0 66
IEP8	VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_IGATE_VCCSA0 66
IEP9	VR_D1D2_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_VCCSA0 66
IEP10	VR_CTL_PHY	VR_CTL				REG_VCCSA0_OCSET 66
IEP11	VR_CTL_PHY	VR_CTL				REG_VCCSA0_V0 66
IES1		SENSE				SNS_CPU_VCCSA 13 66
IES2	VSNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE			SNS_VCCSA0_XW_P 66
IES3	VSNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE			SNS_VCCSA0_XW_N 66
IES4		SENSE				REG_VCCSA0_FB 66
IES5		SENSE				REG_VCCSA0_RTN 66
IES6	VR_CTL_PHY	VR_CTL				REG_VCCSA0_SREF 66
IES7	VR_CTL_PHY	VR_CTL				REG_VCCSA0_FSEL 66
Output Bus						
IEO1	POWER	POWER	0_925V			PPVCCSA_S0 6

SYNC MASTER=D7 DAVE		SYNC DATE=12/12/2011	
PAGE TITLE			
VReg Constraints			
 Apple Inc.		DRAWING NUMBER	051-9509
		SIZE	D
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	108 OF 113
		SHEET	95 OF 100

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													
CPU Core Phases				CPU AXG Phase and Core Controller																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th><th></th></tr><tr><td>Input Bus</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>POWER</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>PP12V_S0_CPUCORE FLT 62 63 64</td></tr><tr><td>POWER</td><td>POWER</td><td>POWER</td><td>5V</td><td></td><td></td><td>REG_VCC_U7100 62</td></tr><tr><td>Local Ground</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>GND</td><td>GND</td><td>GND</td><td>0V</td><td></td><td></td><td>AGND_CPU 62 63 64</td></tr><tr><td>Phase 1</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>POWER</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>REG_LVCC_U7210 63</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_PWM_CPUCORE_1 62 63</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_PWM_CPUCORE_1 R 62</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_PHASE_CPUCORE_1 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_BOOT_CPUCORE_1 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td><td></td><td>REG_BOOT_CPUCORE_1 RC 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_UGATE_CPUCORE_1 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_LGATE_CPUCORE_1 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_SNUBBER_CPUCORE_1 63</td></tr><tr><td>POWER</td><td>POWER</td><td>POWER</td><td>1.1V</td><td></td><td></td><td>PPCPUCORE_S0 SENSE_1 63</td></tr><tr><td>TSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISENCORE_1 P 62 63</td></tr><tr><td>TSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISENCORE_1 N 63</td></tr><tr><td>TSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISENCORE_1 NR 62 63</td></tr><tr><td>Phase 2</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>POWER</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>REG_LVCC_U7230 63</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_PWM_CPUCORE_2 62 63</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_PWM_CPUCORE_2 R 62</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_PHASE_CPUCORE_2 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_BOOT_CPUCORE_2 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_BOOT_CPUCORE_2 RC 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td><td></td><td>REG_UGATE_CPUCORE_2 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_LGATE_CPUCORE_2 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_SNUBBER_CPUCORE_2 63</td></tr><tr><td>POWER</td><td>POWER</td><td>POWER</td><td>1.1V</td><td></td><td></td><td>PPCPUCORE_S0 SENSE_2 63</td></tr><tr><td>TSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISENCORE_2 P 62 63</td></tr><tr><td>TSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISENCORE_2 N 63</td></tr><tr><td>TSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISENCORE_2 NR 62 63</td></tr><tr><td>Phase 3</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>POWER</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>REG_LVCC_U7250 63</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_PWM_CPUCORE_3 62 63</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_PWM_CPUCORE_3 R 62</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_PHASE_CPUCORE_3 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_BOOT_CPUCORE_3 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_BOOT_CPUCORE_3 RC 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td><td></td><td>REG_UGATE_CPUCORE_3 63</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_LGATE_CPUCORE_3 63</td></tr><tr><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_SNUBBER_CPUCORE_3 63</td></tr><tr><td>POWER</td><td>POWER</td><td>POWER</td><td>1.1V</td><td></td><td></td><td>PPCPUCORE_S0 SENSE_3 63</td></tr><tr><td>TSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISENCORE_3 P 62 63</td></tr><tr><td>TSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISENCORE_3 N 63</td></tr><tr><td>TSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISENCORE_3 NR 62 63</td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST		Input Bus							POWER	POWER	POWER	12V			PP12V_S0_CPUCORE FLT 62 63 64	POWER	POWER	POWER	5V			REG_VCC_U7100 62	Local Ground							GND	GND	GND	0V			AGND_CPU 62 63 64	Phase 1							POWER	POWER	POWER	12V			REG_LVCC_U7210 63	VR_CTL_PHY	VR_CTL					REG_PWM_CPUCORE_1 62 63	VR_CTL_PHY	VR_CTL					REG_PWM_CPUCORE_1 R 62	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_PHASE_CPUCORE_1 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_BOOT_CPUCORE_1 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE		REG_BOOT_CPUCORE_1 RC 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_UGATE_CPUCORE_1 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_LGATE_CPUCORE_1 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_SNUBBER_CPUCORE_1 63	POWER	POWER	POWER	1.1V			PPCPUCORE_S0 SENSE_1 63	TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_1 P 62 63	TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_1 N 63	TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_1 NR 62 63	Phase 2							POWER	POWER	POWER	12V			REG_LVCC_U7230 63	VR_CTL_PHY	VR_CTL					REG_PWM_CPUCORE_2 62 63	VR_CTL_PHY	VR_CTL					REG_PWM_CPUCORE_2 R 62	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_PHASE_CPUCORE_2 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_BOOT_CPUCORE_2 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_BOOT_CPUCORE_2 RC 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE		REG_UGATE_CPUCORE_2 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_LGATE_CPUCORE_2 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_SNUBBER_CPUCORE_2 63	POWER	POWER	POWER	1.1V			PPCPUCORE_S0 SENSE_2 63	TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_2 P 62 63	TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_2 N 63	TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_2 NR 62 63	Phase 3							POWER	POWER	POWER	12V			REG_LVCC_U7250 63	VR_CTL_PHY	VR_CTL					REG_PWM_CPUCORE_3 62 63	VR_CTL_PHY	VR_CTL					REG_PWM_CPUCORE_3 R 62	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_PHASE_CPUCORE_3 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_BOOT_CPUCORE_3 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_BOOT_CPUCORE_3 RC 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE		REG_UGATE_CPUCORE_3 63	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_LGATE_CPUCORE_3 63	VR_CTL_PHY	VR_SWITCH	12V	TRUE			REG_SNUBBER_CPUCORE_3 63	POWER	POWER	POWER	1.1V			PPCPUCORE_S0 SENSE_3 63	TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_3 P 62 63	TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_3 N 63	TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_3 NR 62 63	<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th><th></th></tr><tr><td>AXG</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>POWER</td><td>POWER</td><td>POWER</td><td>12V</td><td></td><td></td><td>REG_LVCC_U7330 64</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_PWM_CPUAXG 62 64</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_PWM_CPUAXG R 62</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_PHASE_CPUAXG 64</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_BOOT_CPUAXG 64</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td>TRUE</td><td></td><td>REG_BOOT_CPUAXG RC 64</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_UGATE_CPUAXG 64</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_LGATE_CPUAXG 64</td></tr><tr><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>12V</td><td>TRUE</td><td></td><td></td><td>REG_SNUBBER_CPUAXG 64</td></tr><tr><td>POWER</td><td>POWER</td><td>POWER</td><td>1.1V</td><td></td><td></td><td>PPCPUAXG_S0 SENSE 64</td></tr><tr><td>TSNS_CPU_AXG</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISENAXG_P 64</td></tr><tr><td>TSNS_CPU_AXG</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISENAXG_N 64</td></tr><tr><td></td><td></td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISENAXG_PR 62 64</td></tr><tr><td></td><td></td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISENAXG_NR 62 64</td></tr><tr><td>ISL6364</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_COMP 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>CPUCORE_COMP RC 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_FB 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>CPUCORE_FB RC 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>CPUCORE_FB R_1 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>CPUCORE_FB R_2 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>CPUCORE_PSICOMP RC 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_PSICOMP 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_HFCOMP 62</td></tr><tr><td>VSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>SNS_CPU_VCORE_P 13 62</td></tr><tr><td>VSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>SNS_CPU_VCORE_N 13 62</td></tr><tr><td></td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>SNS_VCORE_R_P 62</td></tr><tr><td></td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>SNS_VCORE_R_N 62</td></tr><tr><td></td><td>SNS_DIFF_PHY</td><td>SENSE</td><td>1.1V</td><td></td><td></td><td>SNS_VCORE_XW_P 62</td></tr><tr><td></td><td>SNS_DIFF_PHY</td><td>SENSE</td><td>0V</td><td></td><td></td><td>SNS_VCORE_XW_N 62</td></tr><tr><td></td><td></td><td>SENSE</td><td></td><td></td><td></td><td>REG_CPUCORE_VSEN 62</td></tr><tr><td></td><td></td><td>SENSE</td><td></td><td></td><td></td><td>REG_CPUCORE_RGND 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_IMON 48 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>CPUCORE_IMON R 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_TM 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_SUTH 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_NPSI 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_FDIVID 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_IAUTO 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_SW_FREQ 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_RAMPADJ 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_EN_PWR 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>CPUCORE_EN_PWR R 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUCORE_RSET 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUAXG_COMP 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>CPUAXG_COMP RC 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUAXG_FB 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>CPUAXG_FB RC 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>CPUAXG_FB R_1 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>CPUAXG_FB R_2 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUAXG_HFCOMP 62</td></tr><tr><td>VSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>SNS_CPU_VAXG_P 13 62</td></tr><tr><td>VSNS_CPU_CORE</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>SNS_CPU_VAXG_N 13 62</td></tr><tr><td></td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>SNS_VAXG_R_P 62</td></tr><tr><td></td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>SNS_VAXG_R_N 62</td></tr><tr><td></td><td>SNS_DIFF_PHY</td><td>SENSE</td><td>1.1V</td><td></td><td></td><td>SNS_VAXG_XW_P 62</td></tr><tr><td></td><td>SNS_DIFF_PHY</td><td>SENSE</td><td>0V</td><td></td><td></td><td>SNS_VAXG_XW_N 62</td></tr><tr><td></td><td></td><td>SENSE</td><td></td><td></td><td></td><td>REG_CPUAXG_VSEN 62</td></tr><tr><td></td><td></td><td>SENSE</td><td></td><td></td><td></td><td>REG_CPUAXG_RGND 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUAXG_IMON 48 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>CPUAXG_IMON R 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUAXG_TM 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUAXG_TCOMP 62</td></tr><tr><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td></td><td>REG_CPUAXG_SW_FREQ 62</td></tr><tr><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>CPU_VIDCLK 13 62</td></tr><tr><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>CPU_VIDCLK R 13</td></tr><tr><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>CPU_VIDALERT_L 13 62</td></tr><tr><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>CPU_VIDALERT_R_L 13</td></tr><tr><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>CPU_VIDSOUT 13 62</td></tr><tr><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>CPU_VIDSOUT_R 13</td></tr><tr><td>Output Bus</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>POWER</td><td>POWER</td><td>POWER</td><td>1.1V</td><td></td><td></td><td>PPVCORE_S0_CPU 6</td></tr><tr><td>POWER</td><td>POWER</td><td>POWER</td><td>1.1V</td><td></td><td></td><td>PPVAXG_S0 6</td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST		AXG							POWER	POWER	POWER	12V			REG_LVCC_U7330 64	VR_CTL_PHY	VR_CTL					REG_PWM_CPUAXG 62 64	VR_CTL_PHY	VR_CTL					REG_PWM_CPUAXG R 62	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_PHASE_CPUAXG 64	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_BOOT_CPUAXG 64	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE		REG_BOOT_CPUAXG RC 64	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_UGATE_CPUAXG 64	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_LGATE_CPUAXG 64	VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_SNUBBER_CPUAXG 64	POWER	POWER	POWER	1.1V			PPCPUAXG_S0 SENSE 64	TSNS_CPU_AXG	SNS_DIFF_PHY	SENSE				REG_ISENAXG_P 64	TSNS_CPU_AXG	SNS_DIFF_PHY	SENSE				REG_ISENAXG_N 64			SENSE				REG_ISENAXG_PR 62 64			SENSE				REG_ISENAXG_NR 62 64	ISL6364							VR_CTL_PHY	VR_CTL					REG_CPUCORE_COMP 62	VR_CTL_PHY	VR_CTL					CPUCORE_COMP RC 62	VR_CTL_PHY	VR_CTL					REG_CPUCORE_FB 62	VR_CTL_PHY	VR_CTL					CPUCORE_FB RC 62	VR_CTL_PHY	VR_CTL					CPUCORE_FB R_1 62	VR_CTL_PHY	VR_CTL					CPUCORE_FB R_2 62	VR_CTL_PHY	VR_CTL					CPUCORE_PSICOMP RC 62	VR_CTL_PHY	VR_CTL					REG_CPUCORE_PSICOMP 62	VR_CTL_PHY	VR_CTL					REG_CPUCORE_HFCOMP 62	VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				SNS_CPU_VCORE_P 13 62	VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				SNS_CPU_VCORE_N 13 62		SNS_DIFF_PHY	SENSE				SNS_VCORE_R_P 62		SNS_DIFF_PHY	SENSE				SNS_VCORE_R_N 62		SNS_DIFF_PHY	SENSE	1.1V			SNS_VCORE_XW_P 62		SNS_DIFF_PHY	SENSE	0V			SNS_VCORE_XW_N 62			SENSE				REG_CPUCORE_VSEN 62			SENSE				REG_CPUCORE_RGND 62	VR_CTL_PHY	VR_CTL					REG_CPUCORE_IMON 48 62	VR_CTL_PHY	VR_CTL					CPUCORE_IMON R 62	VR_CTL_PHY	VR_CTL					REG_CPUCORE_TM 62	VR_CTL_PHY	VR_CTL					REG_CPUCORE_SUTH 62	VR_CTL_PHY	VR_CTL					REG_CPUCORE_NPSI 62	VR_CTL_PHY	VR_CTL					REG_CPUCORE_FDIVID 62	VR_CTL_PHY	VR_CTL					REG_CPUCORE_IAUTO 62	VR_CTL_PHY	VR_CTL					REG_CPUCORE_SW_FREQ 62	VR_CTL_PHY	VR_CTL					REG_CPUCORE_RAMPADJ 62	VR_CTL_PHY	VR_CTL					REG_CPUCORE_EN_PWR 62	VR_CTL_PHY	VR_CTL					CPUCORE_EN_PWR R 62	VR_CTL_PHY	VR_CTL					REG_CPUCORE_RSET 62	VR_CTL_PHY	VR_CTL					REG_CPUAXG_COMP 62	VR_CTL_PHY	VR_CTL					CPUAXG_COMP RC 62	VR_CTL_PHY	VR_CTL					REG_CPUAXG_FB 62	VR_CTL_PHY	VR_CTL					CPUAXG_FB RC 62	VR_CTL_PHY	VR_CTL					CPUAXG_FB R_1 62	VR_CTL_PHY	VR_CTL					CPUAXG_FB R_2 62	VR_CTL_PHY	VR_CTL					REG_CPUAXG_HFCOMP 62	VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				SNS_CPU_VAXG_P 13 62	VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				SNS_CPU_VAXG_N 13 62		SNS_DIFF_PHY	SENSE				SNS_VAXG_R_P 62		SNS_DIFF_PHY	SENSE				SNS_VAXG_R_N 62		SNS_DIFF_PHY	SENSE	1.1V			SNS_VAXG_XW_P 62		SNS_DIFF_PHY	SENSE	0V			SNS_VAXG_XW_N 62			SENSE				REG_CPUAXG_VSEN 62			SENSE				REG_CPUAXG_RGND 62	VR_CTL_PHY	VR_CTL					REG_CPUAXG_IMON 48 62	VR_CTL_PHY	VR_CTL					CPUAXG_IMON R 62	VR_CTL_PHY	VR_CTL					REG_CPUAXG_TM 62	VR_CTL_PHY	VR_CTL					REG_CPUAXG_TCOMP 62	VR_CTL_PHY	VR_CTL					REG_CPUAXG_SW_FREQ 62	VR_VID_PHY	VR_VID					CPU_VIDCLK 13 62	VR_VID_PHY	VR_VID					CPU_VIDCLK R 13	VR_VID_PHY	VR_VID					CPU_VIDALERT_L 13 62	VR_VID_PHY	VR_VID					CPU_VIDALERT_R_L 13	VR_VID_PHY	VR_VID					CPU_VIDSOUT 13 62	VR_VID_PHY	VR_VID					CPU_VIDSOUT_R 13	Output Bus							POWER	POWER	POWER	1.1V			PPVCORE_S0_CPU 6	POWER	POWER	POWER	1.1V			PPVAXG_S0 6
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
Input Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
POWER	POWER	POWER	12V			PP12V_S0_CPUCORE FLT 62 63 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
POWER	POWER	POWER	5V			REG_VCC_U7100 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
Local Ground																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
GND	GND	GND	0V			AGND_CPU 62 63 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
Phase 1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
POWER	POWER	POWER	12V			REG_LVCC_U7210 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_PWM_CPUCORE_1 62 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_PWM_CPUCORE_1 R 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_PHASE_CPUCORE_1 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_BOOT_CPUCORE_1 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE		REG_BOOT_CPUCORE_1 RC 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_UGATE_CPUCORE_1 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_LGATE_CPUCORE_1 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_SNUBBER_CPUCORE_1 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
POWER	POWER	POWER	1.1V			PPCPUCORE_S0 SENSE_1 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_1 P 62 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_1 N 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_1 NR 62 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
Phase 2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
POWER	POWER	POWER	12V			REG_LVCC_U7230 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_PWM_CPUCORE_2 62 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_PWM_CPUCORE_2 R 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_PHASE_CPUCORE_2 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_BOOT_CPUCORE_2 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_BOOT_CPUCORE_2 RC 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE		REG_UGATE_CPUCORE_2 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_LGATE_CPUCORE_2 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_SNUBBER_CPUCORE_2 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
POWER	POWER	POWER	1.1V			PPCPUCORE_S0 SENSE_2 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_2 P 62 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_2 N 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_2 NR 62 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
Phase 3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
POWER	POWER	POWER	12V			REG_LVCC_U7250 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_PWM_CPUCORE_3 62 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_PWM_CPUCORE_3 R 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_PHASE_CPUCORE_3 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_BOOT_CPUCORE_3 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_BOOT_CPUCORE_3 RC 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE		REG_UGATE_CPUCORE_3 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_LGATE_CPUCORE_3 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_SWITCH	12V	TRUE			REG_SNUBBER_CPUCORE_3 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
POWER	POWER	POWER	1.1V			PPCPUCORE_S0 SENSE_3 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_3 P 62 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_3 N 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
TSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				REG_ISENCORE_3 NR 62 63																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
AXG																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
POWER	POWER	POWER	12V			REG_LVCC_U7330 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_PWM_CPUAXG 62 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_PWM_CPUAXG R 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_PHASE_CPUAXG 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_BOOT_CPUAXG 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE		REG_BOOT_CPUAXG RC 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_UGATE_CPUAXG 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_LGATE_CPUAXG 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_DIDT_PHY	VR_SWITCH	12V	TRUE			REG_SNUBBER_CPUAXG 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
POWER	POWER	POWER	1.1V			PPCPUAXG_S0 SENSE 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
TSNS_CPU_AXG	SNS_DIFF_PHY	SENSE				REG_ISENAXG_P 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
TSNS_CPU_AXG	SNS_DIFF_PHY	SENSE				REG_ISENAXG_N 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
		SENSE				REG_ISENAXG_PR 62 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
		SENSE				REG_ISENAXG_NR 62 64																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
ISL6364																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
VR_CTL_PHY	VR_CTL					REG_CPUCORE_COMP 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					CPUCORE_COMP RC 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUCORE_FB 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					CPUCORE_FB RC 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					CPUCORE_FB R_1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					CPUCORE_FB R_2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					CPUCORE_PSICOMP RC 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUCORE_PSICOMP 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUCORE_HFCOMP 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				SNS_CPU_VCORE_P 13 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				SNS_CPU_VCORE_N 13 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
	SNS_DIFF_PHY	SENSE				SNS_VCORE_R_P 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
	SNS_DIFF_PHY	SENSE				SNS_VCORE_R_N 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
	SNS_DIFF_PHY	SENSE	1.1V			SNS_VCORE_XW_P 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
	SNS_DIFF_PHY	SENSE	0V			SNS_VCORE_XW_N 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
		SENSE				REG_CPUCORE_VSEN 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
		SENSE				REG_CPUCORE_RGND 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUCORE_IMON 48 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					CPUCORE_IMON R 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUCORE_TM 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUCORE_SUTH 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUCORE_NPSI 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUCORE_FDIVID 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUCORE_IAUTO 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUCORE_SW_FREQ 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUCORE_RAMPADJ 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUCORE_EN_PWR 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					CPUCORE_EN_PWR R 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUCORE_RSET 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUAXG_COMP 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					CPUAXG_COMP RC 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUAXG_FB 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					CPUAXG_FB RC 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					CPUAXG_FB R_1 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					CPUAXG_FB R_2 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUAXG_HFCOMP 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				SNS_CPU_VAXG_P 13 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VSNS_CPU_CORE	SNS_DIFF_PHY	SENSE				SNS_CPU_VAXG_N 13 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
	SNS_DIFF_PHY	SENSE				SNS_VAXG_R_P 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
	SNS_DIFF_PHY	SENSE				SNS_VAXG_R_N 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
	SNS_DIFF_PHY	SENSE	1.1V			SNS_VAXG_XW_P 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
	SNS_DIFF_PHY	SENSE	0V			SNS_VAXG_XW_N 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
		SENSE				REG_CPUAXG_VSEN 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
		SENSE				REG_CPUAXG_RGND 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUAXG_IMON 48 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					CPUAXG_IMON R 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUAXG_TM 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUAXG_TCOMP 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_CTL_PHY	VR_CTL					REG_CPUAXG_SW_FREQ 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_VID_PHY	VR_VID					CPU_VIDCLK 13 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_VID_PHY	VR_VID					CPU_VIDCLK R 13																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_VID_PHY	VR_VID					CPU_VIDALERT_L 13 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_VID_PHY	VR_VID					CPU_VIDALERT_R_L 13																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_VID_PHY	VR_VID					CPU_VIDSOUT 13 62																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
VR_VID_PHY	VR_VID					CPU_VIDSOUT_R 13																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
Output Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
POWER	POWER	POWER	1.1V			PPVCORE_S0_CPU 6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														
POWER	POWER	POWER	1.1V			PPVAXG_S0 6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														

SYNC MASTER=D7 DAVE

SYNC DATE=12/12/2011

CPU VReg Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

REVISION

4.2.0

BRANCH

PAGE

109 OF 113

SHEET

96 OF 100

D

C

B

A

D

C

B

A

B

A

B

A

B

A

A

AA

Thunderbolt

Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTD_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE+TO+LINE SPACING	WEIGHT
TBT_I2C	*	=2x_DIELECTRIC	?
TBT_SPI	*	=2x_DIELECTRIC	?
TBTDP	*	=5x_DIELECTRIC	?
TBTDP	TOP, BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

Pairs should be within 100 mils of clock length.

Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.

DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing		
EE990 DP TBTSNK0 ML	DP 85D	DTSPPLAYPORT	DP TBTSNK0 ML C P<3...0>	34 77
EE990 DP TBTSNK0 ML	DP 85D	DTSPPLAYPORT	DP TBTSNK0 ML C N<3...0>	34 77
EE990 DP TBTSNK0 ML	DP 85D	DTSPPLAYPORT	DP TBTSNK0 ML P<3...0>	34
EE990 DP TBTSNK0 ML	DP 85D	DTSPPLAYPORT	DP TBTSNK0 ML N<3...0>	34
EE990 DP TBTSNK0 AUX	DP 85D	DTSPPLAYPORT	DP TBTSNK0 AUXCH C P	34 71
EE990 DP TBTSNK0 AUX	DP 85D	DTSPPLAYPORT	DP TBTSNK0 AUXCH C N	34 71
EE990 DP TBTSNK0 AUX	DP 85D	DTSPPLAYPORT	DP TBTSNK0 AUXCH P	34
EE990 DP TBTSNK0 AUX	DP 85D	DTSPPLAYPORT	DP TBTSNK0 AUXCH N	34
EE990 DP TBTSNK1 ML	DP 85D	DTSPPLAYPORT	DP TBTSNK1 ML C P<3...0>	34 77
EE990 DP TBTSNK1 ML	DP 85D	DTSPPLAYPORT	DP TBTSNK1 ML C N<3...0>	34 77
EE990 DP TBTSNK1 ML	DP 85D	DTSPPLAYPORT	DP TBTSNK1 ML P<3...0>	34
EE990 DP TBTSNK1 ML	DP 85D	DTSPPLAYPORT	DP TBTSNK1 ML N<3...0>	34
EE990 DP TBTSNK1 AUX	DP 85D	DTSPPLAYPORT	DP TBTSNK1 AUXCH C P	34 71
EE990 DP TBTSNK1 AUX	DP 85D	DTSPPLAYPORT	DP TBTSNK1 AUXCH C N	34 71
EE990 DP TBTSNK1 AUX	DP 85D	DTSPPLAYPORT	DP TBTSNK1 AUXCH P	34
EE990 DP TBTSNK1 AUX	DP 85D	DTSPPLAYPORT	DP TBTSNK1 AUXCH N	34
EE990 DP INTNPN TRT ML MIX	DP 85D	DTSPPLAYPORT	DP TBTSRC ML P<3...0>	82
EE990 DP INTNPN TRT ML MIX	DP 85D	DTSPPLAYPORT	DP TBTSRC ML N<3...0>	82
EE990 DP INTNPN TRT ML MIX	DP 85D	DTSPPLAYPORT	DP TBTSRC ML C P<3...0>	82
EE990 DP INTNPN TRT ML MIX	DP 85D	DTSPPLAYPORT	DP TBTSRC ML C N<3...0>	82
EE990 DP INTNPN TRT AUX MIX	DP 85D	DTSPPLAYPORT	DP TBTSRC AUXCH P	82
EE990 DP INTNPN TRT AUX MIX	DP 85D	DTSPPLAYPORT	DP TBTSRC AUXCH N	82
EE990 DP INTNPN TRT AUX MIX	DP 85D	DTSPPLAYPORT	DP TBTSRC AUX C P	82
EE990 DP INTNPN TRT AUX MIX	DP 85D	DTSPPLAYPORT	DP TBTSRC AUX C N	82
EE990 TBT T2C 55S	TBT T2C		=I2C TBTRTR_SCL	34 47
EE990 TBT T2C 55S	TBT T2C		=I2C TBTRTR_SDA	34 47
EE990 TBT_SPT_CLK	TBT_SPT_55S	TBT_SPT	TBT SPI_CLK	34
EE990 TBT_SPT_MOSI	TBT_SPT_55S	TBT_SPT	TBT SPI_MOSI	34
EE990 TBT_SPT_MISO	TBT_SPT_55S	TBT_SPT	TBT SPI_MISO	34
EE990 TBT_SPT_CS_1	TBT_SPT_55S	TBT_SPT	TBT SPI_CS_1	34

*: Only used on hosts supporting T29 video-in

DisplayPort

Electrical Constraint Set		Physical	Spacing	
Graphics Source				
FE05P	DP INTPNL EG MI_MUX	DP SSD	DISPLAYPORT	DP INT EG ML P<1..0> 77 82
FE05S	DP INTPNL EG MI_MUX	DP SSD	DISPLAYPORT	DP INT EG ML N<1..0> 77 82
FE06S	DP INTPNL EG AUX_MUX	DP SSD	DISPLAYPORT	DP INT EG AUX P 77 82
FE06S	DP INTPNL EG AUX_MUX	DP SSD	DISPLAYPORT	DP INT EG AUX N 77 82
FE06P		DP SSD	DISPLAYPORT	DP INT EG AUX C P 82
FE06P		DP SSD	DISPLAYPORT	DP INT EG AUX C N 82
Internal Panel				
FE06P		DP SSD	DISPLAYPORT	DP INTPNL ML C P<3..0> 82
FE06P		DP SSD	DISPLAYPORT	DP INTPNL ML C N<3..0> 82
FE06P	DP INTPNL MI_CONN	DP SSD	DISPLAYPORT	DP INTPNL ML P<3..0> 81 82
FE06P	DP INTPNL MI_CONN	DP SSD	DISPLAYPORT	DP INTPNL ML N<3..0> 81 82
FE06P	DP INTPNL AUX_CONN	DP SSD	DISPLAYPORT	DP INTPNL AUX P 81 82
FE06P	DP INTPNL AUX_CONN	DP SSD	DISPLAYPORT	DP INTPNL AUX N 81 82
Internal DP SPDIF				
FE06P			HDA	DP INT SPDIF AUDIO 52 81

TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing	
Port A			
E521 TBT_A_R2D	TRTDP_960	TRTDP	TBT_A_R2D_C_P<1..0> 34 84
E522 TBT_A_R2D	TRTDP_960	TRTDP	TBT_A_R2D_C_N<1..0> 34 84
E523	TRTDP_960	TRTDP	TBT_A_R2D_P<1..0> 84
E524	TRTDP_960	TRTDP	TBT_A_R2D_N<1..0> 84
E525 DP_TBTPA_M1_1	DP_850	DISPLAYPORT	DP_TBTPA_M1_C_P<1> 34 84
E526 DP_TBTPA_M1_1	DP_850	DISPLAYPORT	DP_TBTPA_M1_C_N<1> 34 84
E527 DP_TBTPA_M1_3	DP_850	DISPLAYPORT	DP_TBTPA_M1_C_P<3> 34 84
E528 DP_TBTPA_M1_3	DP_850	DISPLAYPORT	DP_TBTPA_M1_C_N<3> 34 84
E529	DP_850	DISPLAYPORT	DP_TBTPA_M1_C_P<1> 84
E530	DP_850	DISPLAYPORT	DP_TBTPA_M1_C_N<1> 84
E531	DP_850	DISPLAYPORT	DP_TBTPA_M1_N<1> 84
E532	DP_850	DISPLAYPORT	DP_TBTPA_M1_P<3> 84
E533	DP_850	DISPLAYPORT	DP_TBTPA_M1_N<3> 84
E534 DP_A_LSX	DP_850	DISPLAYPORT	DP_A_LSX_M1_P<1> 84
E535 DP_A_LSX	DP_850	DISPLAYPORT	DP_A_LSX_M1_N<1> 84
E536	TRTDP_960	TRTDP	TBT_A_D2R_C_P<1..0> 84
E537	TRTDP_960	TRTDP	TBT_A_D2R_C_N<1..0> 84
E538 TBT_A_D2R1	TRTDP_960	TRTDP	TBT_A_D2R_P<1> 34 84
E539 TBT_A_D2R1	TRTDP_960	TRTDP	TBT_A_D2R_N<1> 34 84
E540 TBT_A_D2R6	TRTDP_960	TRTDP	TBT_A_D2R_P<6> 34 84
E541 TBT_A_D2R6	TRTDP_960	TRTDP	TBT_A_D2R_N<6> 34 84
E542 TBT_A_AUXCH	DP_850	DISPLAYPORT	DP_TBTPA_AUXCH_C_P 34 84
E543 TBT_A_AUXCH	DP_850	DISPLAYPORT	DP_TBTPA_AUXCH_C_N 34 84
E544	DP_850	DISPLAYPORT	DP_TBTPA_AUXCH_P 84
E545	DP_850	DISPLAYPORT	DP_TBTPA_AUXCH_N 84
E546 DP_A_AUXCH_DDC	DP_850	DISPLAYPORT	DP_A_AUXCH_DDC_P 84
E547 DP_A_AUXCH_DDC	DP_850	DISPLAYPORT	DP_A_AUXCH_DDC_N 84
E548	TRTDP_960	TRTDP	TBT_A_D2R1_AUXDDC_P 84
E549	TRTDP_960	TRTDP	TBT_A_D2R1_AUXDDC_N 84
Port B			
E550 TBT_B_R2D	TRTDP_960	TRTDP	TBT_B_R2D_C_P<1..0> 34 85
E551 TBT_B_R2D	TRTDP_960	TRTDP	TBT_B_R2D_C_N<1..0> 34 85
E552	TRTDP_960	TRTDP	TBT_B_R2D_P<1..0> 85
E553	TRTDP_960	TRTDP	TBT_B_R2D_N<1..0> 85
E554 DP_TBTPB_M1_1	DP_850	DISPLAYPORT	DP_TBTPB_M1_C_P<1> 34 85
E555 DP_TBTPB_M1_1	DP_850	DISPLAYPORT	DP_TBTPB_M1_C_N<1> 34 85
E556 DP_TBTPB_M1_3	DP_850	DISPLAYPORT	DP_TBTPB_M1_C_P<3> 34 85
E557 DP_TBTPB_M1_3	DP_850	DISPLAYPORT	DP_TBTPB_M1_C_N<3> 34 85
E558	DP_850	DISPLAYPORT	DP_TBTPB_M1_P<1> 85
E559	DP_850	DISPLAYPORT	DP_TBTPB_M1_N<1> 85
E560	DP_850	DISPLAYPORT	DP_TBTPB_M1_P<3> 85
E561	DP_850	DISPLAYPORT	DP_TBTPB_M1_N<3> 85
E562 DP_B_LSX	DP_850	DISPLAYPORT	DP_B_LSX_M1_C_P<1> 85
E563 DP_B_LSX	DP_850	DISPLAYPORT	DP_B_LSX_M1_N<1> 85
E564	TRTDP_960	TRTDP	TBT_B_D2R_C_P<1..0> 85
E565	TRTDP_960	TRTDP	TBT_B_D2R_C_N<1..0> 85
E566 TBT_B_D2R1	TRTDP_960	TRTDP	TBT_B_D2R_P<1> 34 85
E567 TBT_B_D2R1	TRTDP_960	TRTDP	TBT_B_D2R_N<1> 34 85
E568 TBT_B_D2R6	TRTDP_960	TRTDP	TBT_B_D2R_P<6> 34 85
E569 TBT_B_D2R6	TRTDP_960	TRTDP	TBT_B_D2R_N<6> 34 85
E570 TBT_B_AUXCH	DP_850	DISPLAYPORT	DP_TBTPB_AUXCH_C_P 34 85
E571 TBT_B_AUXCH	DP_850	DISPLAYPORT	DP_TBTPB_AUXCH_C_N 34 85
E572	DP_850	DISPLAYPORT	DP_TBTPB_AUXCH_P 85
E573	DP_850	DISPLAYPORT	DP_TBTPB_AUXCH_N 85
E574 DP_B_AUXCH_DDC	DP_850	DISPLAYPORT	DP_B_AUXCH_DDC_P 85
E575 DP_B_AUXCH_DDC	DP_850	DISPLAYPORT	DP_B_AUXCH_DDC_N 85
E576	TRTDP_960	TRTDP	TBT_B_D2R1_AUXDDC_P 85
E577	TRTDP_960	TRTDP	TBT_B_D2R1_AUXDDC_N 85

SYNC MASTER=D7 NICK		SYNC DATE=12/13/2011	
PAGE TITLE			
TBT/DP Constraints			
 Apple Inc.		DRAWING NUMBER	051-9509
		SIZE	D
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	111 OF 113
		SHEET	98 OF 100

GDDR5

GDDR5-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12 MM	=STANDARD	=STANDARD
GDDR_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GDDR_MA_PHY	*	GDDR_45S
GDDR_ADBI_PHY	*	GDDR_45S
GDDR_CTRL_PHY	*	GDDR_45S
GDDR_CLK_PHY	*	GDDR_80D
GDDR_DQ_PHY	*	GDDR_45S
GDDR_EDC_PHY	*	GDDR_45S
GDDR_DBI_PHY	*	GDDR_45S
GDDR_WCK_PHY	*	GDDR_80D

Main Segment Min Spacing Rules for 4.5 Gbps or Less (AMD Doc# 49919)

Trace-to-Trace						Isolation					
Table	Micro Design		Strip Design			Micro Design	Strip Design				
5-6/5-7	2:1	2:1	2:1	2:1	5:1	5:1	5:1	5:1		Memory address (MA). Implemented 4.5 Gbps or less rules for K70.	
5-6/5-7	2:1	2:1	2:1	2:1	5:1	5:1	5:1	5:1		Address dynamic bus inversion (ADBI)	
5-6/5-7	2:1	2:1	2:1	2:1	5:1	5:1	5:1	5:1		Control (CTRL)	
5-6/5-7	5:1	5:1	5:1	5:1	5:1	5:1	5:1	5:1		Clock (CLK)	
5-6/5-7	3:1	3:1	3:1	3:1	5:1	5:1	5:1	5:1		Data (DQ)	
5-6/5-7	7:1	7:1	7:1	7:1	7:1	7:1	7:1	7:1		Error detection pins (EDC). Using larger isolation rules,	
5-6/5-7	3:1	3:1	3:1	3:1	5:1	5:1	5:1	5:1		Data dynamic bus inversion (DBI)	
5-6/5-7	5:1	5:1	5:1	5:1	5:1	5:1	5:1	5:1		Forwarded clock (WCK)	

GDDR5-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR_ISO	*	=5x_DIELECTRIC	?
GDDR_ISO	TOP, BOTTOM	=5x_DIELECTRIC	?
GDDR_MA2MA	*	=2x_DIELECTRIC	?
GDDR_MA2MA	TOP, BOTTOM	=2x_DIELECTRIC	?
GDDR_ADBI2ADBI	*	=2x_DIELECTRIC	?
GDDR_ADBI2ADBI	TOP, BOTTOM	=2x_DIELECTRIC	?
GDDR_CTRL2CTRL	*	=2x_DIELECTRIC	?
GDDR_CTRL2CTRL	TOP, BOTTOM	=2x_DIELECTRIC	?
GDDR_CLK2CLK	*	=5x_DIELECTRIC	?
GDDR_CLK2CLK	TOP, BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR_DQ2DQ	*	=3x_DIELECTRIC	?
GDDR_DQ2DQ	TOP, BOTTOM	=3x_DIELECTRIC	?
GDDR_EDC_ISO	*	=7x_DIELECTRIC	?
GDDR_EDC_ISO	TOP, BOTTOM	=7x_DIELECTRIC	?
GDDR_EDC2EDC	*	=7x_DIELECTRIC	?
GDDR_EDC2EDC	TOP, BOTTOM	=7x_DIELECTRIC	?
GDDR_DBI2DBI	*	=3x_DIELECTRIC	?
GDDR_DBI2DBI	TOP, BOTTOM	=3x_DIELECTRIC	?
GDDR_WCK2WCK	*	=5x_DIELECTRIC	?
GDDR_WCK2WCK	TOP, BOTTOM	=5x_DIELECTRIC	?

Constraints ($x \in \{A, B\}, y \in \{0, 1\}$)

Memory Address: MAXy[8:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_MA	*	*	GDDR_ISO
GDDR_*_*_MA	=SAME	*	GDDR_MA2MA

Address Dynamic Bus Inversion: ADBIx

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_ADBI	*	*	GDDR_ISO
GDDR_*_*_ADBI	=SAME	*	GDDR_ADBI2ADBI

Control: Reset, CKExy, CSxy, WExy, RASxy, CASxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_CTRL	*	*	GDDR_ISO
GDDR_*_*_CTRL	*	*	GDDR_ISO
GDDR_*_*_CTRL	=SAME	*	GDDR_CTRL2CTRL

Clock: CKxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_CLK	*	*	GDDR_ISO
GDDR_*_*_CLK	=SAME	*	GDDR_CLK2CLK

GDDR5 Frame Buffer A

Electrical Constraint Set	Physical	Spacing	
Memory Address			
FE09 GDDR A0 MA	GDDR_MA_PHY	GDDR A_0_MA	FB A0 A<8..0>
FE0A GDDR A1 MA	GDDR_MA_PHY	GDDR A_1_MA	FB A1 A<8..0>
Address Dynamic Bus Inv			
FE0E GDDR A0 ADBT	GDDR_ADBT_PHY	GDDR A_0_ADBT	FB A0 ABT I
FE0F GDDR A1 ADBT	GDDR_ADBT_PHY	GDDR A_1_ADBT	FB A1 ABT I
Control			
FE09 GDDR A0_CKE	GDDR_CTR1_PHY	GDDR A_0_CTR1	FB A0 CKE L
FE0A GDDR A0_CTR1	GDDR_CTR1_PHY	GDDR A_0_CTR1	FB A0 CS L
FE0B GDDR A0_CTR1	GDDR_CTR1_PHY	GDDR A_0_CTR1	FB A0 WE L
FE0C GDDR A0_CTR1	GDDR_CTR1_PHY	GDDR A_0_CTR1	FB A0 CAS L
FE0D GDDR A0_CTR1	GDDR_CTR1_PHY	GDDR A_0_CTR1	FB A0 RAS L
FE0E GDDR A1_CKE	GDDR_CTR1_PHY	GDDR A_1_CTR1	FB A1 CKE L
FE0F GDDR A1_CTR1	GDDR_CTR1_PHY	GDDR A_1_CTR1	FB A1 CS L
FE10 GDDR A1_CTR1	GDDR_CTR1_PHY	GDDR A_1_CTR1	FB A1 WE L
FE11 GDDR A1_CTR1	GDDR_CTR1_PHY	GDDR A_1_CTR1	FB A1 CAS L
FE12 GDDR A1_CTR1	GDDR_CTR1_PHY	GDDR A_1_CTR1	FB A1 RAS L
Clock			
FE09 GDDR A0_CLK	GDDR_CLK_PHY	GDDR A_0_CLK	FB A0 CLK P
FE0A GDDR A0_CLK	GDDR_CLK_PHY	GDDR A_0_CLK	FB A0 CLK N
FE0B GDDR A1_CLK	GDDR_CLK_PHY	GDDR A_1_CLK	FB A1 CLK P
FE0C GDDR A1_CLK	GDDR_CLK_PHY	GDDR A_1_CLK	FB A1 CLK N
Data			
FE09 GDDR A0_DQ_BYTE0	GDDR_DQ_PHY	GDDR A_0_DQ	FB A0 DQ<7..0>
FE0A GDDR A0_DQ_BYTE1	GDDR_DQ_PHY	GDDR A_0_DQ	FB A0 DQ<15..8>
FE0B GDDR A0_DQ_BYTE2	GDDR_DQ_PHY	GDDR A_0_DQ	FB A0 DQ<23..16>
FE0C GDDR A0_DQ_BYTE3	GDDR_DQ_PHY	GDDR A_0_DQ	FB A0 DQ<31..24>
FE0D GDDR A1_DQ_BYTE0	GDDR_DQ_PHY	GDDR A_1_DQ	FB A1 DQ<7..0>
FE0E GDDR A1_DQ_BYTE1	GDDR_DQ_PHY	GDDR A_1_DQ	FB A1 DQ<15..8>
FE0F GDDR A1_DQ_BYTE2	GDDR_DQ_PHY	GDDR A_1_DQ	FB A1 DQ<23..16>
FE10 GDDR A1_DQ_BYTE3	GDDR_DQ_PHY	GDDR A_1_DQ	FB A1 DQ<31..24>
Error Detection			
FE09 GDDR A0_EDC0	GDDR_EDC_PHY	GDDR A_0_EDC	FB A0 EDC<0>
FE0A GDDR A0_EDC1	GDDR_EDC_PHY	GDDR A_0_EDC	FB A0 EDC<1>
FE0B GDDR A0_EDC2	GDDR_EDC_PHY	GDDR A_0_EDC	FB A0 EDC<2>
FE0C GDDR A0_EDC3	GDDR_EDC_PHY	GDDR A_0_EDC	FB A0 EDC<3>
FE0D GDDR A1_EDC0	GDDR_EDC_PHY	GDDR A_1_EDC	FB A1 EDC<0>
FE0E GDDR A1_EDC1	GDDR_EDC_PHY	GDDR A_1_EDC	FB A1 EDC<1>
FE0F GDDR A1_EDC2	GDDR_EDC_PHY	GDDR A_1_EDC	FB A1 EDC<2>
FE10 GDDR A1_EDC3	GDDR_EDC_PHY	GDDR A_1_EDC	FB A1 EDC<3>
Data Dynamic Bus Inv			
FE09 GDDR A0_DBI0	GDDR_DBI_PHY	GDDR A_0_DBI	FB A0 DBI I<0>
FE0A GDDR A0_DBI1	GDDR_DBI_PHY	GDDR A_0_DBI	FB A0 DBI I<1>
FE0B GDDR A0_DBI2	GDDR_DBI_PHY	GDDR A_0_DBI	FB A0 DBI I<2>
FE0C GDDR A0_DBI3	GDDR_DBI_PHY	GDDR A_0_DBI	FB A0 DBI I<3>
FE0D GDDR A1_DBI0	GDDR_DBI_PHY	GDDR A_1_DBI	FB A1 DBI I<0>
FE0E GDDR A1_DBI1	GDDR_DBI_PHY	GDDR A_1_DBI	FB A1 DBI I<1>
FE0F GDDR A1_DBI2	GDDR_DBI_PHY	GDDR A_1_DBI	FB A1 DBI I<2>
FE10 GDDR A1_DBI3	GDDR_DBI_PHY	GDDR A_1_DBI	FB A1 DBI I<3>
Forwarded Clock			
FE09 GDDR A0_WCK0	GDDR_WCK_PHY	GDDR A_0_WCK	FB A0 WCLK P<0>
FE0A GDDR A0_WCK0	GDDR_WCK_PHY	GDDR A_0_WCK	FB A0 WCLK N<0>
FE0B GDDR A0_WCK1	GDDR_WCK_PHY	GDDR A_0_WCK	FB A0 WCLK P<1>
FE0C GDDR A0_WCK1	GDDR_WCK_PHY	GDDR A_0_WCK	FB A0 WCLK N<1>
FE0D GDDR A1_WCK0	GDDR_WCK_PHY	GDDR A_1_WCK	FB A1 WCLK P<0>
FE0E GDDR A1_WCK0	GDDR_WCK_PHY	GDDR A_1_WCK	FB A1 WCLK N<0>
FE0F GDDR A1_WCK1	GDDR_WCK_PHY	GDDR A_1_WCK	FB A1 WCLK P<1>
FE10 GDDR A1_WCK1	GDDR_WCK_PHY	GDDR A_1_WCK	FB A1 WCLK N<1>

GPU Misc.

Electrical Constraint Set	Physical	Spacing		
SMB				
MEM0	SMB_PHY	SMB	GPU_SMB_CLK	77 78
MEM1	SMB_PHY	SMB	GPU_SMB_DAT	77 78
MEM2	SMB_PHY	SMB	GPU_SMB_CLK_R	47 78
MEM3	SMB_PHY	SMB	GPU_SMB_DAT_R	47 78

GDDR5 Frame Buffer B

Electrical Constraint Set	Physical	Spacing	
Memory Address			
FE00 GDDR_B0_MA	GDDR_MA_PHY	GDDR_R_0_MA	FB_B0 A<8...0>
FE01 GDDR_B1_MA	GDDR_MA_PHY	GDDR_R_1_MA	FB_B1 A<8...0>
Address Dynamic Bus Inv			
FE00 GDDR_B0_ADBT	GDDR_ADBT_PHY	GDDR_R_0_ADBT	FB_B0 ABT I
FE01 GDDR_B1_ADBT	GDDR_ADBT_PHY	GDDR_R_1_ADBT	FB_B1 ABT I
Control			
FE00 GDDR_B0_CKE	GDDR_CTRI_PHY	GDDR_R_0_CTRI	FB_B0 CKE L
FE01 GDDR_B0_CTRI	GDDR_CTRI_PHY	GDDR_R_0_CTRI	FB_B0 CS L
FE00 GDDR_B0_CTRI	GDDR_CTRI_PHY	GDDR_R_0_CTRI	FB_B0 WE L
FE01 GDDR_B0_CTRI	GDDR_CTRI_PHY	GDDR_R_0_CTRI	FB_B0 CAS L
FE00 GDDR_B0_CTRI	GDDR_CTRI_PHY	GDDR_R_0_CTRI	FB_B0 RAS L
FE00 GDDR_B1_CKE	GDDR_CTRI_PHY	GDDR_R_1_CTRI	FB_B1 CKE L
FE01 GDDR_B1_CTRI	GDDR_CTRI_PHY	GDDR_R_1_CTRI	FB_B1 CS L
FE00 GDDR_B1_CTRI	GDDR_CTRI_PHY	GDDR_R_1_CTRI	FB_B1 WE L
FE01 GDDR_B1_CTRI	GDDR_CTRI_PHY	GDDR_R_1_CTRI	FB_B1 CAS L
FE00 GDDR_B1_CTRI	GDDR_CTRI_PHY	GDDR_R_1_CTRI	FB_B1 RAS L
Clock			
FE00 GDDR_B0_CLK	GDDR_CLK_PHY	GDDR_R_0_CLK	FB_B0 CLK P
FE01 GDDR_B0_CLK	GDDR_CLK_PHY	GDDR_R_0_CLK	FB_B0 CLK N
FE00 GDDR_B1_CLK	GDDR_CLK_PHY	GDDR_R_1_CLK	FB_B1 CLK P
FE01 GDDR_B1_CLK	GDDR_CLK_PHY	GDDR_R_1_CLK	FB_B1 CLK N
Data			
FE00 GDDR_B0_DQ_BYTE0	GDDR_DQ_PHY	GDDR_R_0_DQ	FB_B0 DQ<7...0>
FE01 GDDR_B0_DQ_BYTE1	GDDR_DQ_PHY	GDDR_R_0_DQ	FB_B0 DQ<15...8>
FE00 GDDR_B0_DQ_BYTE2	GDDR_DQ_PHY	GDDR_R_0_DQ	FB_B0 DQ<23...16>
FE01 GDDR_B0_DQ_BYTE3	GDDR_DQ_PHY	GDDR_R_0_DQ	FB_B0 DQ<31...24>
FE00 GDDR_B1_DQ_BYTE0	GDDR_DQ_PHY	GDDR_R_1_DQ	FB_B1 DQ<7...0>
FE01 GDDR_B1_DQ_BYTE1	GDDR_DQ_PHY	GDDR_R_1_DQ	FB_B1 DQ<15...8>
FE00 GDDR_B1_DQ_BYTE2	GDDR_DQ_PHY	GDDR_R_1_DQ	FB_B1 DQ<23...16>
FE01 GDDR_B1_DQ_BYTE3	GDDR_DQ_PHY	GDDR_R_1_DQ	FB_B1 DQ<31...24>
Error Detection			
FE00 GDDR_B0_EDC0	GDDR_EDC_PHY	GDDR_R_0_EDC	FB_B0 EDC<0>
FE01 GDDR_B0_EDC1	GDDR_EDC_PHY	GDDR_R_0_EDC	FB_B0 EDC<1>
FE00 GDDR_B0_EDC2	GDDR_EDC_PHY	GDDR_R_0_EDC	FB_B0 EDC<2>
FE01 GDDR_B0_EDC3	GDDR_EDC_PHY	GDDR_R_0_EDC	FB_B0 EDC<3>
FE00 GDDR_B1_EDC0	GDDR_EDC_PHY	GDDR_R_1_EDC	FB_B1 EDC<0>
FE01 GDDR_B1_EDC1	GDDR_EDC_PHY	GDDR_R_1_EDC	FB_B1 EDC<1>
FE00 GDDR_B1_EDC2	GDDR_EDC_PHY	GDDR_R_1_EDC	FB_B1 EDC<2>
FE01 GDDR_B1_EDC3	GDDR_EDC_PHY	GDDR_R_1_EDC	FB_B1 EDC<3>
Data Dynamic Bus Inv			
FE00 GDDR_B0_DBT0	GDDR_DBT_PHY	GDDR_R_0_DBT	FB_B0 DBI L<0>
FE01 GDDR_B0_DBT1	GDDR_DBT_PHY	GDDR_R_0_DBT	FB_B0 DBI L<1>
FE00 GDDR_B0_DBT2	GDDR_DBT_PHY	GDDR_R_0_DBT	FB_B0 DBI L<2>
FE01 GDDR_B0_DBT3	GDDR_DBT_PHY	GDDR_R_0_DBT	FB_B0 DBI L<3>
FE00 GDDR_B1_DBT0	GDDR_DBT_PHY	GDDR_R_1_DBT	FB_B1 DBI L<0>
FE01 GDDR_B1_DBT1	GDDR_DBT_PHY	GDDR_R_1_DBT	FB_B1 DBI L<1>
FE00 GDDR_B1_DBT2	GDDR_DBT_PHY	GDDR_R_1_DBT	FB_B1 DBI L<2>
FE01 GDDR_B1_DBT3	GDDR_DBT_PHY	GDDR_R_1_DBT	FB_B1 DBI L<3>
Forwarded Clock			
FE00 GDDR_B0_WCK0	GDDR_WCK_PHY	GDDR_R_0_WCK	FB_B0 WCLK P<0>
FE01 GDDR_B0_WCK0	GDDR_WCK_PHY	GDDR_R_0_WCK	FB_B0 WCLK N<0>
FE00 GDDR_B0_WCK1	GDDR_WCK_PHY	GDDR_R_0_WCK	FB_B0 WCLK P<1>
FE01 GDDR_B0_WCK1	GDDR_WCK_PHY	GDDR_R_0_WCK	FB_B0 WCLK N<1>
FE00 GDDR_B1_WCK0	GDDR_WCK_PHY	GDDR_R_1_WCK	FB_B1 WCLK P<0>
FE01 GDDR_B1_WCK0	GDDR_WCK_PHY	GDDR_R_1_WCK	FB_B1 WCLK N<0>
FE00 GDDR_B1_WCK1	GDDR_WCK_PHY	GDDR_R_1_WCK	FB_B1 WCLK P<1>
FE01 GDDR_B1_WCK1	GDDR_WCK_PHY	GDDR_R_1_WCK	FB_B1 WCLK N<1>

Frame Buffer Reset

Electrical Constraint Set		Physical	Spacing	
Reset				
629 GDDR_A0_RESET	GDDR_50S	GDDR_CTRL	FB_A0 RESET_L	73 76
629 GDDR_A1_RESET	GDDR_50S	GDDR_CTRL	FB_A1 RESET_L	73 76
629 GDDR_B0_RESET	GDDR_50S	GDDR_CTRL	FB_B0 RESET_L	73 76
629 GDDR_B1_RESET	GDDR_50S	GDDR_CTRL	FB_B1 RESET_L	73 76

SYNC MASTER=D7 DAVE		SYNC DATE=12/12/2011	
PAGE TITLE			
GDDR5/GPU Constraints			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			
EXCLUSIVE PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		112 OF 113	
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV. ALL RIGHTS RESERVED		99 OF 100	

Backlight Controller

BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAVER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

BLC-specific Spacing Definitions

BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	0.45mm	1000

BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

Constraints

BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_CTL	*	BLC_CTL_ISO
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2Sw
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

Is it chel'oh or sel'oh?

	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
PP12V	POWER	POWER	12V			PP12V_S0_BKLT_FUSED
PP12V	POWER	POWER	12V			PP12V_S0_BKLT_FILT
PP12V	POWER	POWER	12V			PP12V_S0_BKLT_PWR
PP12V	POWER	POWER	12V			PP12V_S0_BKLT_PWR_R
PP5V	POWER	POWER	5V			PP5V_S0_BKLT_R
PP3V3	POWER	POWER	3.3V			PP3V3_S0_BKLT_VDDIO_R
Local Ground						
PGND	BLC_CTL_PHY	BLC_PHASE	0V			PGND_BKLT
DGND	BLC_CTL_PHY	BLC_PHASE	0V			DGND_BKLT
LGND	BLC_CTL_PHY	BLC_PHASE	0V			LGND_BKLT
Backlight						
BKLT	POWER_BLC	BLC_PHASE	80V	TRUE		BKLT_PHASE
BKLT	BLC_CTL_PHY	BLC_PHASE	80V	TRUE		BKLT_GATE
BKLT	BLC_CTL_PHY	BLC_PHASE	80V	TRUE		BKLT_GATE_R
BKLT	BLC_CTL_PHY	BLC_PHASE	80V	TRUE	TRUE	BKLT_SNUBBER
BKLT	BLC_CTL_PHY	BLC_PHASE	12V	TRUE		BKLT_SW_R
BKLT						
BKLT	BLC_CTL_PHY	BLC_CTL				BKLT_ISET
BKLT	BLC_CTL_PHY	BLC_CTL				BKLT_FLT
BKLT	BLC_CTL_PHY	BLC_CTL				BKLT_FLT_RC
BKLT	SNS_DIFF_PHY	SENSE				BKLT_SW_P
BKLT	SNS_DIFF_PHY	SENSE				BKLT_SW_N
BKLT		SENSE				BKLT_FB
BKLT		BLC_HV	67V			BKLT_FB_XW
BKLT		BLC_HV	67V			BKLT_FB_R
BKLT	POWER_BLC_RET	BLC_CTL				BKLT_ISEN1
BKLT	POWER_BLC_RET	BLC_CTL				BKLT_ISEN2
BKLT	POWER_BLC_RET	BLC_CTL				BKLT_ISEN3
BKLT	POWER_BLC_RET	BLC_CTL				BKLT_ISEN4
BKLT	POWER_BLC_RET	BLC_CTL				BKLT_ISEN5
BKLT	POWER_BLC_RET	BLC_CTL				BKLT_ISEN6
BKLT	POWER_BLC_RET	BLC_HV				BKLT_ISEN1_R
BKLT	POWER_BLC_RET	BLC_HV				BKLT_ISEN2_R
BKLT	POWER_BLC_RET	BLC_HV				BKLT_ISEN3_R
BKLT	POWER_BLC_RET	BLC_HV				BKLT_ISEN4_R
BKLT	POWER_BLC_RET	BLC_HV				BKLT_ISEN5_R
BKLT	POWER_BLC_RET	BLC_HV				BKLT_ISEN6_R
BKLT	POWER_BLC_RET	BLC_HV				LED_RETURN_1
BKLT	POWER_BLC_RET	BLC_HV				LED_RETURN_2
BKLT	POWER_BLC_RET	BLC_HV				LED_RETURN_3
BKLT	POWER_BLC_RET	BLC_HV				LED_RETURN_4
BKLT	POWER_BLC_RET	BLC_HV				LED_RETURN_5
BKLT	POWER_BLC_RET	BLC_HV				LED_RETURN_6
Output Bus						
BOOST	POWER_BLC	BLC_HV	67V			BKLT_BOOST
BOOST	POWER_BLC	BLC_HV	67V			BKLT_BOOST_1
BOOST	POWER_BLC	BLC_HV	67V			BKLT_BOOST_2

Cello Miscellaneous

Electrical Constraint Set	Physical	Spacing	
SPI			
REF0	SMB_PHY	SMB	BKLT_SCL
REF0	SMB_PHY	SMB	BKLT_SDA